


**IN74ALS244**


**Octal 3-State Noninverting Buffer/Line Driver/Line Receiver**

The IN74ALS244 is Octal Buffers and Line Drivers designed to be used as memory address drivers, clock drivers and busoriented transmitters/receivers which provide improved PC board density.

- Switching response specified into 500Ω/50 pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range
- Low level drive current:  
54ALS = 12 mA, 74ALS = 24 mA



**LOGIC DIAGRAM**



PIN 20 = V<sub>CC</sub>  
 PIN 10 = GND

**PIN ASSIGNMENT**

ENABLE A	1 ●	20	V <sub>CC</sub>
A1	2	19	ENABLE B
YB4	3	18	YA1
A2	4	17	B4
YB3	5	16	YA2
A3	6	15	B3
YB2	7	14	YA3
A4	8	13	B2
YB1	9	12	YA4
GND	10	11	B1

**FUNCTION TABLE**

Inputs		Outputs YA, YB
Enable A, Enable B	A, B	
L	L	L
L	H	H
H	X	Z

X = don't care  
 Z = high impedance

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	7.0	V
V <sub>IN</sub>	Input Voltage	7.0	V
V <sub>OUT</sub>	Output Voltage	5.5	V
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.5	V
V <sub>IH</sub>	High Level Input Voltage	2.0		V
V <sub>IL</sub>	Low Level Input Voltage		0.8	V
I <sub>OH</sub>	High Level Output Current		-15	mA
I <sub>OL</sub>	Low Level Output Current		24	mA
T <sub>A</sub>	Ambient Temperature Range	-10	+70	°C

## DC ELECTRICAL CHARACTERISTICS over full operating conditions

Symbol	Parameter	Test Conditions	Guaranteed Limit		Unit
			Min	Max	
V <sub>IK</sub>	Input Clamp Voltage	V <sub>CC</sub> = min, I <sub>IN</sub> = -18 mA		-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = min, I <sub>OH</sub> = -0.4 mA	2.5		V
		V <sub>CC</sub> = min, I <sub>OH</sub> = -3.0 mA	2.4		
		V <sub>CC</sub> = min, I <sub>OH</sub> = -15 mA	2.0		
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = min, I <sub>OL</sub> = 12 mA		0.4	V
		V <sub>CC</sub> = min, I <sub>OL</sub> = 24 mA		0.5	
I <sub>OZH</sub>	Output Off Current HIGH	V <sub>CC</sub> = max, V <sub>OUT</sub> = 2.7 V		20	µA
I <sub>OZL</sub>	Output Off Current LOW	V <sub>CC</sub> = max, V <sub>OUT</sub> = 0.4 V		-20	µA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = max, V <sub>IN</sub> = 2.7 V		20	µA
		V <sub>CC</sub> = max, V <sub>IN</sub> = 7.0 V		0.1	mA
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = max, V <sub>IN</sub> = 0.4 V		-0.1	mA
I <sub>O</sub>	Output Short Circuit Current	V <sub>CC</sub> = max, V <sub>O</sub> = 2.25 V	-30	-112	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = max	Outputs High	15	mA
			Outputs Low	24	
			3-State (High Z)	27	

**AC ELECTRICAL CHARACTERISTICS** over full operating conditions ( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $C_L = 50\text{ pF}$ ,  $R_{L1} = R_{L2} = 500\ \Omega$ , Input  $t_r = t_f = 2.0\text{ ns}$ )

Symbol	Parameter	Min	Max	Unit
$t_{PLH}$	Propagation Delay, Data to Output		10	ns
$t_{PHL}$	Propagation Delay, Data to Output		10	ns
$t_{PZH}$	Output Enable Time		20	ns
$t_{PZL}$	Output Enable Time		20	ns
$t_{PHZ}$	Output Disable Time		40	ns
$t_{PLZ}$	Output Disable Time		25	ns






Figure 1. Switching Waveforms




$t_{PZL}, t_{PLZ}$  - S1 closed  
 $t_{PZH}, t_{PHZ}$  - S1 opened

Figure 2. Switching Waveforms



\* Includes all probe and jig capacitance.

Figure 3. Test Circuit



\* Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM

