

**IN74HC112**


**Dual J-K Flip-Flop  
with Set and Reset**

**High-Performance Silicon-Gate CMOS**

The IN74HC112 is identical in pinout to the LS/ALS112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.


Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices



**ORDERING INFORMATION**  
 IN74HC112N Plastic  
 IN74HC112D SOIC  
 $T_A = -55^\circ$  to  $125^\circ$  C for all packages

**LOGIC DIAGRAM**



PIN 16 =  $V_{CC}$   
 PIN 8 = GND

**PIN ASSIGNMENT**

|                 |   |    |          |
|-----------------|---|----|----------|
| CLOCK 1         | 1 | 16 | $V_{CC}$ |
| K1              | 2 | 15 | RESET 1  |
| J1              | 3 | 14 | RESET 2  |
| SET 1           | 4 | 13 | CLOCK 2  |
| Q1              | 5 | 12 | K2       |
| $\overline{Q1}$ | 6 | 11 | J2       |
| $\overline{Q2}$ | 7 | 10 | SET 2    |
| GND             | 8 | 9  | Q2       |

**FUNCTION TABLE**

| Inputs |       |       |   |   | Outputs   |                |
|--------|-------|-------|---|---|-----------|----------------|
| Set    | Reset | Clock | J | K | Q         | $\overline{Q}$ |
| L      | H     | X     | X | X | H         | L              |
| H      | L     | X     | X | X | L         | H              |
| L      | L     | X     | X | X | L*        | L*             |
| H      | H     |       | L | L | No Change |                |
| H      | H     |       | L | H | L         | H              |
| H      | H     |       | H | L | H         | L              |
| H      | H     |       | H | H | Toggle    |                |
| H      | H     | L     | X | X | No Change |                |
| H      | H     | H     | X | X | No Change |                |
| H      | H     |       | X | X | No Change |                |

\* Both output will remain low as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously

X = Don't Care

## MAXIMUM RATINGS\*

| Symbol    | Parameter  | Value                  | Unit        |
|-----------|--|------------------------|-------------|
| $V_{CC}$  | DC Supply Voltage (Referenced to GND)  | -0.5 to +7.0           | V           |
| $V_{IN}$  | DC Input Voltage (Referenced to GND)   | -1.5 to $V_{CC} + 1.5$ | V           |
| $V_{OUT}$ | DC Output Voltage (Referenced to GND)  | -0.5 to $V_{CC} + 0.5$ | V           |
| $I_{IN}$  | DC Input Current, per Pin  | $\pm 20$               | mA          |
| $I_{OUT}$ | DC Output Current, per Pin   | $\pm 25$               | mA          |
| $I_{CC}$  | DC Supply Current, $V_{CC}$ and GND Pins   | $\pm 50$               | mA          |
| $P_D$     | Power Dissipation in Still Air, Plastic DIP+<br>SOIC Package+                    | 750<br>500             | mW          |
| $T_{stg}$ | Storage Temperature  | -65 to +150            | $^{\circ}C$ |
| $T_L$     | Lead Temperature, 1 mm from Case for 10 Seconds<br>(Plastic DIP or SOIC Package) | 260                    | $^{\circ}C$ |

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/ $^{\circ}C$  from 65 $^{\circ}$  to 125 $^{\circ}C$   
SOIC Package: : - 7 mW/ $^{\circ}C$  from 65 $^{\circ}$  to 125 $^{\circ}C$

## RECOMMENDED OPERATING CONDITIONS

| Symbol            | Parameter  | Min | Max      | Unit        |
|-------------------|--|-----|----------|-------------|
| $V_{CC}$          | DC Supply Voltage (Referenced to GND)                | 2.0 | 6.0      | V           |
| $V_{IN}, V_{OUT}$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0   | $V_{CC}$ | V           |
| $T_A$             | Operating Temperature, All Package Types             | -55 | +125     | $^{\circ}C$ |
| $t_r, t_f$        | Input Rise and Fall Time (Figure 1)                  |     |          | ns          |
|                   | $V_{CC} = 2.0$ V                                     | 0   | 1000     |             |
|                   | $V_{CC} = 4.5$ V                                     | 0   | 500      |             |
|                   | $V_{CC} = 6.0$ V                                     | 0   | 400      |             |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS**(Voltages Referenced to GND)

| Symbol          | Parameter                                      | Test Conditions  | V <sub>CC</sub><br>V | Guaranteed Limit     |           |            | Unit |
|-----------------|--|--|----------------------|----------------------|-----------|------------|------|
|                 |  |  |                      | 25 °C<br>to<br>-55°C | ≤85<br>°C | ≤125<br>°C |      |
| V <sub>IH</sub> | Minimum High-Level Input Voltage               | V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V<br> I <sub>OUT</sub>   ≤ 20 μA                                     | 2.0                  | 1.5                  | 1.5       | 1.5        | V    |
|                 |  |  | 4.5                  | 3.15                 | 3.15      | 3.15       |      |
|                 |  |  | 6.0                  | 4.2                  | 4.2       | 4.2        |      |
| V <sub>IL</sub> | Maximum Low - Level Input Voltage              | V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V<br> I <sub>OUT</sub>   ≤ 20 μA                                     | 2.0                  | 0.3                  | 0.3       | 0.3        | V    |
|                 |  |  | 4.5                  | 0.9                  | 0.9       | 0.9        |      |
|                 |  |  | 6.0                  | 1.2                  | 1.2       | 1.2        |      |
| V <sub>OH</sub> | Minimum High-Level Output Voltage              | V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>OUT</sub>   ≤ 20 μA                                   | 2.0                  | 1.9                  | 1.9       | 1.9        | V    |
|                 |  |  | 4.5                  | 4.4                  | 4.4       | 4.4        |      |
|                 |  | 6.0  | 5.9                  | 5.9                  | 5.9       |            |      |
|                 |  | V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>OUT</sub>   ≤ 4.0 mA<br> I <sub>OUT</sub>   ≤ 5.2 mA  | 4.5                  | 3.98                 | 3.84      | 3.7        |      |
| 6.0             | 5.48   | 5.34   | 5.2                  |                      |           |            |      |
| V <sub>OL</sub> | Maximum Low-Level Output Voltage               | V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub><br> I <sub>OUT</sub>   ≤ 20 μA                                  | 2.0                  | 0.1                  | 0.1       | 0.1        | V    |
|                 |  |  | 4.5                  | 0.1                  | 0.1       | 0.1        |      |
|                 |  | 6.0  | 0.1                  | 0.1                  | 0.1       |            |      |
|                 |  | V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub><br> I <sub>OUT</sub>   ≤ 4.0 mA<br> I <sub>OUT</sub>   ≤ 5.2 mA | 4.5                  | 0.26                 | 0.33      | 0.4        |      |
| 6.0             | 0.26   | 0.33   | 0.4                  |                      |           |            |      |
| I <sub>IN</sub> | Maximum Input Leakage Current                  | V <sub>IN</sub> =V <sub>CC</sub> or GND  | 6.0                  | ±0.1                 | ±1.0      | ±1.0       | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current (per Package) | V <sub>IN</sub> =V <sub>CC</sub> or GND<br>I <sub>OUT</sub> =0μA   | 6.0                  | 4.0                  | 40        | 80         | μA   |

**AC ELECTRICAL CHARACTERISTICS**( $C_L=50\text{pF}$ ,Input  $t_r=t_f=6.0\text{ ns}$ )

| Symbol                              | Parameter   | V <sub>CC</sub><br>V | Guaranteed Limit  |       |        | Unit |
|-------------------------------------|---|----------------------|-------------------|-------|--------|------|
|                                     |   |                      | 25 °C to<br>-55°C | ≤85°C | ≤125°C |      |
| f <sub>max</sub>                    | Maximum Clock Frequency (50% Duty Cycle)<br>(Figures 1 and 4)                 | 2.0                  | 6.0               | 4.8   | 4.0    | MHz  |
|                                     |   | 4.5                  | 30                | 24    | 20     |      |
|                                     |   | 6.0                  | 35                | 28    | 24     |      |
| t <sub>PLH</sub> , t <sub>PHL</sub> | Maximum Propagation Delay, Clock to Q or $\overline{Q}$<br>(Figures 1 and 4)  | 2.0                  | 125               | 155   | 190    | ns   |
|                                     |   | 4.5                  | 25                | 31    | 38     |      |
|                                     |   | 6.0                  | 21                | 26    | 32     |      |
| t <sub>PLH</sub> , t <sub>PHL</sub> | Maximum Propagation Delay , Reset to Q or $\overline{Q}$<br>(Figures 2 and 4) | 2.0                  | 155               | 195   | 235    | ns   |
|                                     |   | 4.5                  | 31                | 39    | 47     |      |
|                                     |   | 6.0                  | 26                | 33    | 40     |      |
| t <sub>PLH</sub> , t <sub>PHL</sub> | Maximum Propagation Delay ,Set to Q or $\overline{Q}$<br>(Figures 2 and 4)    | 2.0                  | 165               | 205   | 250    | ns   |
|                                     |   | 4.5                  | 33                | 41    | 50     |      |
|                                     |   | 6.0                  | 28                | 35    | 43     |      |
| t <sub>TLH</sub> , t <sub>THL</sub> | Maximum Output Transition Time, Any Output<br>(Figures 1 and 4)               | 2.0                  | 75                | 95    | 110    | ns   |
|                                     |   | 4.5                  | 15                | 19    | 22     |      |
|                                     |   | 6.0                  | 13                | 16    | 19     |      |
| C <sub>IN</sub>                     | Maximum Input Capacitance   | -                    | 10                | 10    | 10     | pF   |

|                 |   |                                       |  |  |    |
|-----------------|---|---------------------------------------|--|--|----|
| C <sub>PD</sub> | Power Dissipation Capacitance (Per Flip-Flop)   | Typical @25°C, V <sub>CC</sub> =5.0 V |  |  | pF |
|                 | Used to determine the no-load dynamic power consumption: $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$ | 35                                    |  |  |    |

**TIMING REQUIREMENTS** ( $C_L=50\text{pF}$ ,Input  $t_r=t_f=6.0\text{ ns}$ )

| Symbol                          | Parameter  | V <sub>CC</sub><br>V | Guaranteed Limit |       |        | Unit |
|---------------------------------|--|----------------------|------------------|-------|--------|------|
|                                 |  |                      | 25 °C to-55°C    | ≤85°C | ≤125°C |      |
| t <sub>SU</sub>                 | Minimum Setup Time,J or K<br>to Clock (Figure 3)                       | 2.0                  | 100              | 125   | 150    | ns   |
|                                 |  | 4.5                  | 20               | 25    | 30     |      |
|                                 |  | 6.0                  | 17               | 21    | 26     |      |
| t <sub>H</sub>                  | Minimum Hold Time, Clock<br>to J or K (Figure 3)                       | 2.0                  | 3                | 3     | 3      | ns   |
|                                 |  | 4.5                  | 3                | 3     | 3      |      |
|                                 |  | 6.0                  | 3                | 3     | 3      |      |
| t <sub>rec</sub>                | Minimum Recovery Time, Set<br>or Reset Inactive to Clock<br>(Figure 2) | 2.0                  | 100              | 125   | 150    | ns   |
|                                 |  | 4.5                  | 20               | 25    | 30     |      |
|                                 |  | 6.0                  | 17               | 21    | 26     |      |
| t <sub>w</sub>                  | Minimum Pulse Width, Clock<br>(Figure 1)                               | 2.0                  | 80               | 100   | 120    | ns   |
|                                 |  | 4.5                  | 16               | 20    | 24     |      |
|                                 |  | 6.0                  | 14               | 17    | 20     |      |
| t <sub>w</sub>                  | Minimum Pulse Width, Set or<br>Reset (Figure 2)                        | 2.0                  | 80               | 100   | 120    | ns   |
|                                 |  | 4.5                  | 16               | 20    | 24     |      |
|                                 |  | 6.0                  | 14               | 17    | 20     |      |
| t <sub>r</sub> , t <sub>f</sub> | Maximum Input Rise and Fall<br>Times (Figure 1)                        | 2.0                  | 1000             | 1000  | 1000   | ns   |
|                                 |  | 4.5                  | 500              | 500   | 500    |      |
|                                 |  | 6.0                  | 400              | 400   | 400    |      |




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms




Figure 3. Switching Waveforms




Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM

