

**IN74HC123**


**Dual Retriggerable Monostable Multivibrator**

The IN74HC123 is identical in pinout to the LS/ALS123. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.


There are two trigger inputs,  $\bar{A}$  INPUT (negative edge) and B INPUT (positive edge). These inputs are valid for rising/falling signals.

The device may also be triggered by using the CLR input (positive-edge) because of the Schmitt-trigger input; after triggering the output maintains the MONOSTABLE state for the time period determined by the external resistor  $R_X$  and capacitor  $C_X$ . Taking CLR low breaks this MONOSTABLE STATE. If the next trigger pulse occurs during the MONOSTABLE period it makes the MONOSTABLE period longer.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 3.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices



**LOGIC DIAGRAM**



PIN 16 =  $V_{CC}$   
PIN 8 = GND

**Note**

- (1)  $C_X$ ,  $R_X$ ,  $D_X$  are external components.
- (2)  $D_X$  is a clamping diode.

The external capacitor is charged to  $V_{CC}$  in the stand-by state, i.e. no trigger. When the supply voltage is turned off  $C_X$  is discharged mainly through an internal parasitic diode. If  $C_X$  is sufficiently large and  $V_{CC}$  decreases rapidly, there will be some possibility of damaging the I.C. with a surge current or latch-up. If the voltage supply filter capacitor is large enough and  $V_{CC}$  decrease slowly, the surge current is automatically limited and damage the I.C. is avoided. The maximum forward current of the parasitic diode is approximately 20 mA.

**PIN ASSIGNMENT**

$\bar{1A}$	1	16	$V_{CC}$
1B	2	15	1REXT/CEX'
$\bar{1CLR}$	3	14	1CEXT
$\bar{1Q}$	4	13	1Q
2Q	5	12	$\bar{2Q}$
2CEXT	6	11	$\bar{2CLR}$
2REXT/CEXT	7	10	2B
GND	8	9	$\bar{2A}$

**FUNCTION TABLE**

Inputs			Outputs		Note
$\bar{A}$	B	$\bar{CLR}$	Q	$\bar{Q}$	
	H	H			Output Enable
X	L	H	L*	H*	Inhibit
H	X	H	L*	H*	Inhibit
L		H			Output Enable
L	H				Output Enable
X	X	L	L	H	Inhibit

X = don't care

\* - except for monostable period

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-1.5 to V <sub>CC</sub> +1.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin A, B, CLR C <sub>X</sub> , R <sub>X</sub>	±20 ±30	mA
I <sub>OUT</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: : - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	3.0 **	6.0	V	
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V	
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time - CLR (Figure 2)	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V	0 0 0	1000 500 400	ns
	A or B	-	No Limit		
R <sub>X</sub>	External Timing Resistor	V <sub>CC</sub> < 4.5 V	10	1000	kΩ
		V <sub>CC</sub> ≥ 4.5 V	2.0	1000	
C <sub>X</sub>	External Timing Capacitor	0	No Limit	μF	

\*\* The In74HC123 will function at 2.0 V but for optimum pulse width stability, V<sub>CC</sub> should be above 3.0 V.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND ≤ (V<sub>IN</sub> or V<sub>OUT</sub>) ≤ V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS**(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limit			Unit
				25 °C to -55°C	≤85 °C	≤125 °C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V  I <sub>OUT</sub>   ≤ 20 μA	2.0	1.5	1.5	1.5	V
			4.5	3.15	3.15	3.15	
			6.0	4.2	4.2	4.2	
V <sub>IL</sub>	Maximum Low - Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V  I <sub>OUT</sub>   ≤ 20 μA	2.0	0.5	0.5	0.5	V
			4.5	1.35	1.35	1.35	
			6.0	1.8	1.8	1.8	
V <sub>OH</sub>	Minimum High-Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20 μA	2.0	1.9	1.9	1.9	V
			4.5	4.4	4.4	4.4	
		6.0	5.9	5.9	5.9		
		V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 4.0 mA  I <sub>OUT</sub>   ≤ 5.2 mA	4.5	3.98	3.84	3.7	
6.0	5.48	5.34	5.2				
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20 μA	2.0	0.1	0.1	0.1	V
			4.5	0.1	0.1	0.1	
		6.0	0.1	0.1	0.1		
		V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 4.0 mA  I <sub>OUT</sub>   ≤ 5.2 mA	4.5	0.26	0.33	0.4	
6.0	0.26	0.33	0.4				
I <sub>IN</sub>	Maximum Input Leakage Current (A, B, CLR)	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μA
I <sub>IN</sub>	Maximum Input Leakage Current (R <sub>X</sub> , C <sub>X</sub> )	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	±50	±500	±500	nA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package) Standby State	V <sub>IN</sub> =V <sub>CC</sub> or GND Q1 and Q2 = Low I <sub>OUT</sub> =0μA	6.0	130	220	350	μA
I <sub>CC</sub>	Maximum Supply Current (per Package) Active State	V <sub>IN</sub> =V <sub>CC</sub> or GND Q1 and Q2 = High I <sub>OUT</sub> =0μA Pins 15 and 7 = 0.5 V <sub>CC</sub>	6.0	25°C	-45°C to 85°C	-55°C to 125°C	μA
				400	600	800	

**AC ELECTRICAL CHARACTERISTICS**( $C_L=50\text{pF}$ , Input  $t_r=t_f=6.0\text{ ns}$ )

Symbol	Parameter	V <sub>CC</sub> V	Guaranteed Limit			Unit
			25 °C to -55°C	≤85 °C	≤125 °C	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input $\overline{A}$ or B to Q or Q (Figures 1 and 3)	2.0	255	320	385	ns
		4.5	50	65	75	
		6.0	45	55	65	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, $\overline{\text{CLR}}$ to Q or $\overline{Q}$ (Figures 2 and 3)	2.0	215	270	325	ns
		4.5	45	55	65	
		6.0	35	45	55	
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 2 and 3)	2.0	75	95	110	ns
		4.5	16	20	22	
		6.0	14	17	20	
C <sub>IN</sub>	Maximum Input Capacitance $\overline{A}$ , B, $\overline{\text{CLR}}$ C <sub>X</sub> , R <sub>X</sub>	-	10	10	10	pF
			25	25	25	

C <sub>PD</sub>	Power Dissipation Capacitance (Per Multivibrator)	Typical @25°C, V <sub>CC</sub> =5.0 V			pF
	Used to determine the no-load dynamic power consumption: $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$	150			

**TIMING REQUIREMENTS**( $C_L=50\text{pF}$ , Input  $t_r=t_f=6.0\text{ ns}$ )

Symbol	Parameter	V <sub>CC</sub> V	Guaranteed Limit			Unit
			25 °C to -55°C	≤85°C	≤125°C	
t <sub>rec</sub>	Minimum Recovery Time, Inactive to A or B (Figure 2)	2.0	0	0	0	ns
		4.5	0	0	0	
		6.0	0	0	0	
t <sub>w</sub>	Minimum Pulse Width, Input A or B (Figure 1)	2.0	100	125	150	ns
		4.5	20	25	30	
		6.0	17	20	25	
t <sub>w</sub>	Minimum Pulse Width, CLR (Figure 2)	2.0	100	125	150	ns
		4.5	20	25	30	
		6.0	17	20	25	
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times, CLR (Figure 2)	2.0	1000	1000	1000	ns
		4.5	500	500	500	
		6.0	400	400	400	
	A or B (Figure 2)	2.0	No Limit			
		4.5				
		6.0				




Figure 1. Switching Waveforms






Figure 2. Switching Waveforms



\*Includes all probe and jig capacitance

Figure 3. Test Circuit

TIMING DIAGRAM



EXPANDED LOGIC DIAGRAM

