


IN74HC4015

Dual 4-Bit Shift Register High-Performance Silicon-Gate CMOS



The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

This device consists of two identical independent 4-stage serial-input/parallel-output registers. Each register has independent Clock and Reset inputs as well as a single serial Data input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the Data input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μ A
- High Noise Immunity Characteristic of CMOS Devices



LOGIC DIAGRAM



PIN ASSIGNMENT

| | | | |
|------------------|-----|----|------------------|
| Clock B | 1 ● | 16 | V _{CC} |
| Q ₃ B | 2 | 15 | Data B |
| Q ₂ A | 3 | 14 | Reset B |
| Q ₁ A | 4 | 13 | Q ₀ B |
| Q ₀ A | 5 | 12 | Q ₁ B |
| Reset A | 6 | 11 | Q ₂ B |
| Data A | 7 | 10 | Q ₃ A |
| GND | 8 | 9 | Clock A |

FUNCTION TABLE

| Inputs | | | Outputs | |
|--------|------|-------|-----------------------------|-----------------------------|
| Clock | Data | Reset | Q ₀ | Q _n |
| / | L | L | L | Q _{n-1} |
| / | H | L | H | Q _{n-1} |
| / | X | L | Q ₀ [*] | Q _n [*] |
| X | X | H | L | L |

^{*} = No Change

X = don't care

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|---|------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| V _{IN} | DC Input Voltage (Referenced to GND) | -1.5 to V _{CC} +1.5 | V |
| V _{OUT} | DC Output Voltage (Referenced to GND) | -0.5 to V _{CC} +0.5 | V |
| I _{IN} | DC Input Current, per Pin | ±20 | mA |
| I _{OUT} | DC Output Current, per Pin | ±25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ±50 | mA |
| P _D | Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ | 750 500 | mW |
| T _{tsg} | Storage Temperature | -65 to +150 | °C |
| T _L | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) | 260 | °C |

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------------------------|--|-------------|--------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | -55 | +125 | °C |
| t _r , t _f | Input Rise and Fall Time (Figure 1) V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V | 0 0 0 | 1000 500 400 | ns |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | V _{CC} V | Guaranteed Limit | | | Unit |
|-----------------|--|--|----------------------|----------------------|--------------------|--------------------|------|
| | | | | 25 °C to -55°C | ≤85 °C | ≤125 °C | |
| V _{IH} | Minimum High-Level Input Voltage | V _{OUT} = 0.1 V or V _{CC} -0.1 V I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | V |
| V _{IL} | Maximum Low - Level Input Voltage | V _{OUT} =0.1 V or V _{CC} -0.1 V I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | V |
| V _{OH} | Minimum High-Level Output Voltage | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA | 4.5 6.0 | 3.98 5.48 | 3.84 5.34 | 3.7 5.2 | |
| V _{OL} | Maximum Low-Level Output Voltage | V _{IN} =V _{IH} or V _{IL} I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA | 4.5 6.0 | 0.26 0.26 | 0.33 0.33 | 0.4 0.4 | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} =V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μA |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | V _{IN} =V _{CC} or GND I _{OUT} =0μA | 6.0 | 8.0 | 80 | 160 | μA |

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}$,Input $t_r=t_f=6.0\text{ ns}$)

| Symbol | Parameter | V _{CC} V | Guaranteed Limit | | | Unit |
|-------------------------------------|---|----------------------|-------------------|-----------------|-----------------|------|
| | | | 25 °C to -55°C | ≤85°C | ≤125°C | |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figure 2) | 2.0 4.5 6.0 | 6 30 35 | 4.8 24 28 | 4 20 24 | MHz |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock to Q (Figures 2 and 5) | 2.0 4.5 6.0 | 175 35 30 | 220 44 37 | 265 53 45 | ns |
| t _{PHL} | Maximum Propagation Delay, Reset to Q (Figures 1 and 5) | 2.0 4.5 6.0 | 205 41 35 | 255 51 43 | 310 62 53 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 3 and 5) | 2.0 4.5 6.0 | 75 15 13 | 95 19 16 | 110 22 19 | ns |
| C _{IN} | Maximum Input Capacitance | - | 10 | 10 | 10 | pF |

| | | | |
|-----------------|---|---------------------------------------|----|
| C _{PD} | Power Dissipation Capacitance (Per Latch) | Typical @25°C, V _{CC} =5.0 V | pF |
| | Used to determine the no-load dynamic power consumption: P _D =C _{PD} V _{CC} ² f+I _{CC} V _{CC} | 140 | |

TIMING REQUIREMENTS($C_L=50\text{pF}$,Input $t_r=t_f=6.0\text{ ns}$)

| Symbol | Parameter | V _{CC} V | Guaranteed Limit | | | Unit |
|---------------------------------|--|----------------------|--------------------|--------------------|--------------------|------|
| | | | 25 °C to -55°C | ≤85°C | ≤125°C | |
| t _{su} | Minimum Setup Time, D to Clock (Figure 4) | 2.0 4.5 6.0 | 50 10 9.0 | 65 13 11 | 75 15 13 | ns |
| t _h | Minimum Hold Time, Clock to D (Figure 4) | 2.0 4.5 6.0 | 5 5 5 | 5 5 5 | 5 5 5 | ns |
| t _{rec} | Minimum Recovery Time, Reset to Clock (Figure 1) | 2.0 4.5 6.0 | 5 5 5 | 5 5 5 | 5 5 5 | ns |
| t _w | Minimum Pulse Width, Reset (Figure 1) | 2.0 4.5 6.0 | 80 16 14 | 100 20 17 | 120 24 20 | ns |
| t _w | Minimum Pulse Width, Clock (Figure 4) | 2.0 4.5 6.0 | 80 16 14 | 100 20 17 | 120 24 20 | ns |
| t _r , t _f | Maximum Input Rise and Fall Times (Figure 1) | 2.0 4.5 6.0 | 1000 500 400 | 1000 500 400 | 1000 500 400 | ns |




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms




Figure 3. Switching Waveforms





Figure 4. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 5. Test Circuit

EXPANDED LOGIC DIAGRAM