## 850MHz, Low Distortion, Output Limiting, Programmable Gain, Buffer Amplifier

The HFA1113 is a high speed Buffer featuring user programmable gain and output limiting coupled with ultra high speed performance. This buffer is the ideal choice for high frequency applications requiring output limiting, especially those needing ultra fast overload recovery times. The output limiting function allows the designer to set the maximum positive and negative output levels, thereby protecting later stages from damage or input saturation. The sub-nanosecond overdrive recovery time quickly returns the amplifier to linear operation following an overdrive condition.

A unique feature of the pinout allows the user to select a voltage gain of $+1,-1$, or +2 , without the use of any external components, as described in the "Application Information" section. Compatibility with existing op amp pinouts provides flexibility to upgrade low gain amplifiers, while decreasing component count. Unlike most buffers, the standard pinout provides an upgrade path should a higher closed loop gain be needed at a future date.

Component and composite video systems will also benefit from this buffer's performance, as indicated by the excellent gain flatness, and 0.02\%/0.04 Degree Differential Gain/Phase specifications $\left(R_{L}=150 \Omega\right)$.

For Military product, refer to the HFA1113/883 data sheet.

## Ordering Information

| PART NUMBER <br> (BRAND) | TEMP. <br> RANGE ( ${ }^{\circ}$ C) | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :--- |
| HFA1113IB <br> (H1113I) | -40 to 85 | 8 Ld SOIC | M8.15 |
| HFA11XXEVAL | DIP Evaluation Board For High Speed Op Amps |  |  |

## Pinout



## Features

- User Programmable Output Voltage Limiting
- User Programmable For Closed-Loop Gains of $+1,-1$ or +2 Without Use of External Resistors
- Wide -3dB Bandwidth. .850 MHz
- Excellent Gain Flatness (to 100 MHz ) . . . . . . . . . $\pm 0.07 \mathrm{~dB}$
- Low Differential Gain and Phase . . 0.02\%/0.04 Degrees
- Low Distortion (HD3, 30MHz). . . . . . . . . . . . . . . . . -73dBc
- Very Fast Slew Rate . . . . . . . . . . . . . . . . . . . . . . 2400V/ Hs
- Fast Settling Time (0.1\%) . . . . . . . . . . . . . . . . . . . . . 13ns
- High Output Current . . . . . . . . . . . . . . . . . . . . . . . . . 60 mA
- Excellent Gain Accuracy . . . . . . . . . . . . . . . . . . . 0.99V/V
- Overdrive Recovery . . . . . . . . . . . . . . . . . . . . . . . . <1ns
- Standard Operational Amplifier Pinout


## Applications

- RF/IF Processors
- Driving Flash A/D Converters
- High-Speed Communications
- Impedance Transformation
- Line Driving
- Video Switching and Routing
- Radar Systems
- Medical Imaging Systems


## Pin Descriptions

| NAME | PIN <br> NUMBER | DESCRIPTION |
| :---: | :---: | :--- |
| NC | 1 | No Connection |
| - IN | 2 | Inverting Input |
| + IN | 3 | Non-Inverting Input |
| V- | 4 | Negative Supply |
| $\mathrm{V}_{\mathrm{L}}$ | 5 | Lower Output Limit |
| OUT | 6 | Output |
| $\mathrm{V}_{+}$ | 7 | Positive Supply |
| $\mathrm{V}_{\mathrm{H}}$ | 8 | Upper Output Limit |



## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| SOIC Package | 158 |
| Maximum Junction Temperature (Plastic Package) | $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only) | $300^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $\quad V_{S U P P L Y}= \pm 5 V, A_{V}=+1, R_{L}=100 \Omega$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Output Offset Voltage |  | 25 | - | 8 | 25 | mV |
|  |  | Full | - | - | 35 | mV |
| Output Offset Voltage Drift |  | Full | - | 10 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| PSRR |  | 25 | 39 | 45 | - | dB |
|  |  | Full | 35 | - | - | dB |
| Input Noise Voltage (Note 3) | 100kHz | 25 | - | 9 | - | $\mathrm{nV} / \sqrt{\mathrm{Hzz}}$ |
| +Input Noise Current (Note 3) | 100kHz | 25 | - | 37 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Non-Inverting Input Bias Current |  | 25 | - | 25 | 40 | $\mu \mathrm{A}$ |
|  |  | Full | - | - | 65 | $\mu \mathrm{A}$ |
| Non-Inverting Input Resistance |  | 25 | 25 | 50 | - | $\mathrm{k} \Omega$ |
| Inverting Input Resistance (Note 2) |  | 25 | 240 | 300 | 360 | $\Omega$ |
| Input Capacitance |  | 25 | - | 2 | - | pF |
| Input Common Mode Range |  | Full | $\pm 2.5$ | $\pm 2.8$ | - | V |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |
| Gain | $A_{V}=+1, \mathrm{~V}_{\mathrm{IN}}=+2 \mathrm{~V}$ | 25 | 0.980 | 0.990 | 1.020 | V/V |
|  |  | Full | 0.975 | - | 1.025 | V/V |
|  | $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\mathrm{IN}}=+1 \mathrm{~V}$ | 25 | 1.96 | 1.98 | 2.04 | V/v |
|  |  | Full | 1.95 | - | 2.05 | V/V |
| DC Non-Linearity (Note 3) | $A_{V}=+2, \pm 2 \mathrm{~V}$ Full Scale | 25 | - | 0.02 | - | \% |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Output Voltage (Note 3) | $A_{V}=-1$ | 25 | $\pm 3.0$ | $\pm 3.3$ | - | V |
|  |  | Full | $\pm 2.5$ | $\pm 3.0$ | - | V |
| Output Current (Note 3) | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ | 25, 85 | 50 | 60 | - | mA |
|  |  | -40 | 35 | 50 | - | mA |
| Closed Loop Output Impedance | $D C, A_{V}=+2$ | 25 | - | 0.3 | - | $\Omega$ |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Supply Voltage Range |  | Full | $\pm 4.5$ | - | $\pm 5.5$ | V |
| Supply Current (Note 3) |  | 25 | - | 21 | 26 | mA |
|  |  | Full | - | - | 33 | mA |


| PARAMETER | TEST CONDITIONS | TEMP. ( ${ }^{\circ} \mathrm{C}$ ) | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC CHARACTERISTICS |  |  |  |  |  |  |
| -3dB Bandwidth <br> ( $\mathrm{V}_{\text {OUT }}=0.2 \mathrm{~V}_{\text {P-p }}$, Notes 2, 3) | $A_{V}=-1$ | 25 | 450 | 800 | - | MHz |
|  | $A_{V}=+1$ | 25 | 500 | 850 | - | MHz |
|  | $A_{V}=+2$ | 25 | 350 | 550 | - | MHz |
| Slew Rate$\left(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}_{\text {P-P }}, \text { Note 2 }\right)$ | $A_{V}=-1$ | 25 | 1500 | 2400 | - | V/us |
|  | $A_{V}=+1$ | 25 | 800 | 1500 | - | V/us |
|  | $A_{V}=+2$ | 25 | 1100 | 1900 | - | V/us |
| Full Power Bandwidth ( $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}_{\text {P-P, }}$ Note 3) | $A_{V}=-1$ | 25 | - | 300 | - | MHz |
|  | $A_{V}=+1$ | 25 | - | 150 | - | MHz |
|  | $A_{V}=+2$ | 25 | - | 220 | - | MHz |
| Gain Flatness (to 30MHz, Notes 2, 3) | $A_{V}=-1$ | 25 | - | $\pm 0.02$ | - | dB |
|  | $A_{V}=+1$ | 25 | - | $\pm 0.1$ | - | dB |
|  | $A_{V}=+2$ | 25 | - | $\pm 0.015$ | $\pm 0.04$ | dB |
| Gain Flatness (to 50MHz, Notes 2, 3) | $A_{V}=-1$ | 25 | - | $\pm 0.05$ | - | dB |
|  | $A_{V}=+1$ | 25 | - | $\pm 0.2$ | - | dB |
|  | $A_{V}=+2$ | 25 | - | $\pm 0.036$ | $\pm 0.08$ | dB |
| Gain Flatness (to 100 MHz , Notes 2, 3) | $A_{V}=-1$ | 25 | - | $\pm 0.10$ | - | dB |
|  | $A_{V}=+2$ | 25 | - | $\pm 0.07$ | $\pm 0.22$ | dB |
| Linear Phase Deviation (to 100 MHz , Note 3) | $A_{V}=-1$ | 25 | - | $\pm 0.13$ | - | Degrees |
|  | $A_{V}=+1$ | 25 | - | $\pm 0.83$ | - | Degrees |
|  | $A_{V}=+2$ | 25 | - | $\pm 0.05$ | - | Degrees |
| 2nd Harmonic Distortion $\left(30 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P, }}\right.$, Notes 2, 3) | $A_{V}=-1$ | 25 | - | -52 | - | dBc |
|  | $A_{V}=+1$ | 25 | - | -57 | - | dBc |
|  | $A_{V}=+2$ | 25 | - | -52 | -45 | dBc |
| 3rd Harmonic Distortion $\left(30 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}\right.$, Notes 2, 3) | $A_{V}=-1$ | 25 | - | -71 | - | dBc |
|  | $A_{V}=+1$ | 25 | - | -73 | - | dBc |
|  | $A_{V}=+2$ | 25 | - | -72 | -65 | dBc |
| 2nd Harmonic Distortion <br> $\left(50 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-p }}\right.$, Notes 2, 3) | $A_{V}=-1$ | 25 | - | -47 | - | dBc |
|  | $\mathrm{A}_{\mathrm{V}}=+1$ | 25 | - | -53 | - | dBc |
|  | $A_{V}=+2$ | 25 | - | -47 | -40 | dBc |
| 3rd Harmonic Distortion <br> $\left(50 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}\right.$, Notes 2, 3) | $A_{V}=-1$ | 25 | - | -63 | - | dBc |
|  | $A_{V}=+1$ | 25 | - | -68 | - | dBc |
|  | $A_{V}=+2$ | 25 | - | -65 | -55 | dBc |
| 2nd Harmonic Distortion ( $100 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}$, Notes 2, 3) | $A_{V}=-1$ | 25 | - | -41 | - | dBc |
|  | $A_{V}=+1$ | 25 | - | -50 | - | dBc |
|  | $A_{V}=+2$ | 25 | - | -42 | -35 | dBc |
| 3rd Harmonic Distortion ( $100 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}$, Notes 2, 3) | $A_{V}=-1$ | 25 | - | -55 | - | dBc |
|  | $A_{V}=+1$ | 25 | - | -49 | - | dBc |
|  | $A_{V}=+2$ | 25 | - | -62 | -45 | dBc |


| PARAMETER | TEST CONDITIONS | TEMP. ( ${ }^{\circ} \mathrm{C}$ ) | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3rd Order Intercept ( $\mathrm{A}_{\mathrm{V}}=+2$, Note 3) | 100 MHz | 25 | - | 28 | - | dBm |
|  | 300 MHz | 25 | - | 13 | - | dBm |
| 1dB Compression ( $\mathrm{A}_{\mathrm{V}}=+2$, Note 3) | 100 MHz | 25 | - | 19 | - | dBm |
|  | 300 MHz | 25 | - | 12 | - | dBm |
| Reverse Isolation ( $\mathrm{S}_{12}$, Note 3) | 40 MHz | 25 | - | -70 | - | dB |
|  | 100 MHz | 25 | - | -60 | - | dB |
|  | 600 MHz | 25 | - | -32 | - | dB |
| TRANSIENT CHARACTERISTICS |  |  |  |  |  |  |
| $\begin{array}{\|l} \text { Rise Time } \\ \text { (V } \end{array}$ | $A_{V}=-1$ | 25 | - | 500 | 800 | ps |
|  | $\mathrm{A}_{\mathrm{V}}=+1$ | 25 | - | 480 | 750 | ps |
|  | $A_{V}=+2$ | 25 | - | 700 | 1000 | ps |
| Rise Time (VOUT $=2 \mathrm{~V}$ Step) | $A_{V}=-1$ | 25 | - | 0.82 | - | ns |
|  | $\mathrm{A}_{\mathrm{V}}=+1$ | 25 | - | 1.06 | - | ns |
|  | $A_{V}=+2$ | 25 | - | 1.00 | - | ns |
| Overshoot <br> ( $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ Step, Input $t_{R} / t_{F}=200 \mathrm{ps}$, Notes 2, 3, 4) | $A_{V}=-1$ | 25 | - | 12 | 30 | \% |
|  | $A_{V}=+1$ | 25 | - | 45 | 65 | \% |
|  | $A_{V}=+2$ | 25 | - | 6 | 20 | \% |
| 0.1\% Settling Time (Note 3) | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ to 0 V | 25 | - | 13 | 20 | ns |
| 0.05\% Settling Time | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ to 0 V | 25 | - | 20 | 33 | ns |
| Differential Gain | $\mathrm{A}_{\mathrm{V}}=+1,3.58 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ | 25 | - | 0.03 | - | \% |
|  | $A_{V}=+2,3.58 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ | 25 | - | 0.02 | - | \% |
| Differential Phase | $\mathrm{A}_{\mathrm{V}}=+1,3.58 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ | 25 | - | 0.05 | - | Degrees |
|  | $\mathrm{A}_{\mathrm{V}}=+2,3.58 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ | 25 | - | 0.04 | - | Degrees |
| OUTPUT LIMITING CHARACTERISTICS $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\mathrm{H}}=+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=-1 \mathrm{~V}$, Unless Otherwise Specified |  |  |  |  |  |  |
| Clamp Accuracy (Note 3) | $\mathrm{V}_{\mathrm{IN}}= \pm 1.6 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=-1$ | 25 | - | $\pm 100$ | $\pm 150$ | mV |
|  |  | Full | - | - | $\pm 200$ | mV |
| Clamp Overshoot | $\mathrm{V}_{\text {IN }}= \pm 1 \mathrm{~V}$, Input $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}=500 \mathrm{ps}$ | 25 | - | 7 | - | \% |
| Overdrive Recovery Time (Note 3) | $\mathrm{V}_{\mathrm{IN}}= \pm 1 \mathrm{~V}$ | 25 | - | 0.75 | 1.5 | ns |
| Negative Clamp Range |  | 25 | - | $\begin{aligned} & -5.0 \text { to } \\ & +2.0 \end{aligned}$ | - | V |
| Positive Clamp Range |  | 25 | - | $\begin{aligned} & -2.0 \text { to } \\ & +5.0 \end{aligned}$ | - | V |
| Clamp Input Bias Current (Note 3) |  | 25 | - | 50 | 200 | $\mu \mathrm{A}$ |
|  |  | Full | - | - | 300 | $\mu \mathrm{A}$ |
| Clamp Input Bandwidth (Note 3) | $\mathrm{V}_{\mathrm{H}}$ or $\mathrm{V}_{\mathrm{L}}=100 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ | 25 | - | 500 | - | MHz |

## NOTES:

2. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
3. See Typical Performance Curves for more information.
4. Overshoot decreases as input transition times increase, especially for $A_{V}=+1$. Please refer to Typical Performance Curves.

## Application Information

## Closed Loop Gain Selection

The HFA1113 features a novel design which allows the user to select from three closed loop gains, without any external components. The result is a more flexible product, fewer part types in inventory, and more efficient use of board space.
This "buffer" operates in closed loop gains of $-1,+1$, or +2 , and gain selection is accomplished via connections to the $\pm$ Inputs. Applying the input signal to $+\mathbb{N}$ and floating -IN selects a gain of +1 , while grounding $-\mathbb{N}$ selects a gain of +2 . A gain of -1 is obtained by applying the input signal to $-I N$ with +IN grounded.

The table below summarizes these connections:

| GAIN (ACL) | CONNECTIONS |  |
| :---: | :---: | :---: |
|  | +INPUT <br> (PIN 3) | -INPUT <br> (PIN 2) |
| -1 | GND | Input |
| +1 | Input | NC (Floating) |
| +2 | Input | GND |

## PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!
Attention should be given to decoupling the power supplies. A large value ( $10 \mu \mathrm{~F}$ ) tantalum in parallel with a small value chip ( $0.1 \mu \mathrm{~F}$ ) capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance directly on the output must be minimized, or isolated as discussed in the next section.

For unity gain applications, care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input. At higher frequencies this capacitance will tend to short the -INPUT to GND, resulting in a closed loop gain which increases with frequency. This will cause excessive high frequency peaking and potentially other problems as well.

An example of a good high frequency layout is the Evaluation Board shown in Figure 3.

## Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be
avoided by placing a resistor ( $\mathrm{R}_{\mathrm{S}}$ ) in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the $\mathrm{R}_{\mathrm{S}}$ and $\mathrm{C}_{\mathrm{L}}$ combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.
$R_{S}$ and $C_{L}$ form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 850 MHz . By decreasing $R_{S}$ as $C_{L}$ increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. Even so, bandwidth does decrease as you move to the right along the curve. For example, at $A_{V}=+1, R_{S}=50 \Omega, C_{L}=30 \mathrm{pF}$, the overall bandwidth is limited to 300 MHz , and bandwidth drops to 100 MHz at $A_{V}=+1, R_{S}=5 \Omega, C_{L}=340 p F$.


FIGURE 1. RECOMMENDED SERIES RESISTOR vs LOAD CAPACITANCE

## Evaluation Board

The performance of the HFA1113 may be evaluated using the HFA11XX Evaluation Board, slightly modified as follows:

1. Remove the $500 \Omega$ feedback resistor ( $\mathrm{R}_{2}$ ), and leave the connection open.
2. a. For $A_{V}=+1$ evaluation, remove the $500 \Omega$ gain setting resistor ( $\mathrm{R}_{1}$ ), and leave pin 2 floating.
b. For $A_{V}=+2$, replace the $500 \Omega$ gain setting resistor with a $0 \Omega$ resistor to GND.
The modified schematic and layout of the board are shown in Figures 2 and 3.
To order evaluation boards (part number HFA11XXEVAL), please contact your local sales office.

NOTE: The SOIC version may be evaluated in the DIP board by using a SOIC-to-DIP adapter such as Aries Electronics Part Number 08-350000-10.


FIGURE 2. MODIFIED EVALUATION BOARD SCHEMATIC


BOTTOM LAYOUT


FIGURE 3. EVALUATION BOARD LAYOUT

## Limiting Operation

## General

The HFA1113 features user programmable output clamps to limit output voltage excursions. Clamping action is obtained by applying voltages to the $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ terminals (pins 8 and 5) of the amplifier. $\mathrm{V}_{\mathrm{H}}$ sets the upper output limit, while $\mathrm{V}_{\mathrm{L}}$ sets the lower clamp level. If the amplifier tries to drive the output above $\mathrm{V}_{\mathrm{H}}$, or below $\mathrm{V}_{\mathrm{L}}$, the clamp circuitry limits the output voltage at $\mathrm{V}_{\mathrm{H}}$ or $\mathrm{V}_{\mathrm{L}}$ ( $\pm$ the clamp accuracy), respectively. The low input bias currents of the clamp pins allow them to be driven by simple resistive divider circuits, or active elements such as amplifiers or DACs.

## Clamp Circuitry

Figure 4 shows a simplified schematic of the HFA1113 input stage, and the high clamp $\left(\mathrm{V}_{\mathrm{H}}\right)$ circuitry. As with all current feedback amplifiers, there is a unity gain buffer $\left(Q_{X 1}-Q_{X 2}\right)$
between the positive and negative inputs. This buffer forces -IN to track +IN , and sets up a slewing current of:
$\left(\mathrm{V}_{-I N}-\mathrm{V}_{\mathrm{OUT}}\right) / \mathrm{R}_{\mathrm{F}}+\mathrm{V}_{-\mathrm{IN}} / \mathrm{R}_{\mathrm{G}}$
This current is mirrored onto the high impedance node ( $Z$ ) by $Q_{X 3}-Q_{X 4}$, where it is converted to a voltage and fed to the output via another unity gain buffer. If no clamping is utilized, the high impedance node may swing within the limits defined by $Q_{P 4}$ and $Q_{N 4}$. Note that when the output reaches its quiescent value, the current flowing through -IN is reduced to only that small current ( $-l_{\text {BIAS }}$ ) required to keep the output at the final voltage.

Tracing the path from $\mathrm{V}_{\mathrm{H}}$ to Z illustrates the effect of the clamp voltage on the high impedance node. $\mathrm{V}_{\mathrm{H}}$ decreases by $2 V_{B E}\left(Q_{N 6}\right.$ and $\left.Q_{P 6}\right)$ to set up the base voltage on $Q_{P 5}$.


FIGURE 4. HFA1113 SIMPLIFIED $V_{H}$ CLAMP CIRCUITRY
$Q_{P 5}$ begins to conduct whenever the high impedance node reaches a voltage equal to $Q_{P 5}$ 's base voltage $+2 V_{B E}\left(Q_{P 5}\right.$ and $Q_{N 5}$ ). Thus, $Q_{P 5}$ clamps node $Z$ whenever $Z$ reaches $\mathrm{V}_{\mathrm{H}}$. $\mathrm{R}_{1}$ provides a pull-up network to ensure functionality with the clamp inputs floating. A similar description applies to the symmetrical low clamp circuitry controlled by $\mathrm{V}_{\mathrm{L}}$.

When the output is clamped, the negative input continues to source a slewing current (ICLAMP) in an attempt to force the output to the quiescent voltage defined by the input. QP5 must sink this current while clamping, because the -IN current is always mirrored onto the high impedance node. The clamping current is calculated as:
$\mathrm{I}_{\mathrm{CLAMP}}=\left(\mathrm{V}_{\text {-IN }}-\mathrm{V}_{\text {OUT }}\right.$ CLAMPED $) / 300 \Omega+\mathrm{V}_{\text {-IN }} / \mathrm{R}_{\mathrm{G}}$.
As an example, a unity gain circuit with $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{H}}=1 \mathrm{~V}$, would have $\mathrm{I}_{\mathrm{CLAMP}}=(2 \mathrm{~V}-1 \mathrm{~V}) / 300 \Omega+2 \mathrm{~V} / \infty=3.33 \mathrm{~mA}$ ( $R_{G}=\infty$ because -IN is floated for unity gain applications). Note that $I_{C C}$ will increase by $I_{\text {CLAMP }}$ when the output is clamp limited.

## Clamp Accuracy

The clamped output voltage will not be exactly equal to the voltage applied to $\mathrm{V}_{\mathrm{H}}$ or $\mathrm{V}_{\mathrm{L}}$. Offset errors, mostly due to $\mathrm{V}_{\mathrm{BE}}$ mismatches, necessitate a clamp accuracy parameter which is found in the device specifications. Clamp accuracy is a function of the clamping conditions. Referring again to Figure 4, it can be seen that one component of clamp accuracy is the VBE mismatch between the $Q_{X 6}$ transistors, and the $Q_{X 5}$ transistors. If the transistors always ran at the same current level there would be no $\mathrm{V}_{\mathrm{BE}}$ mismatch, and no contribution to the inaccuracy. The $Q_{X 6}$ transistors are biased at a constant current, but as described earlier, the current through $Q_{X 5}$ is equivalent to $I_{C L A M P} V_{B E}$ increases as $I_{\text {CLAMP }}$ increases, causing the clamped output voltage to increase as well. ICLAMP is a function of the overdrive level ( $A_{\text {VCL }} \times \mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT CLAMPED }}$ ), so clamp accuracy degrades as the overdrive increases. As an example, the specified accuracy of $\pm 100 \mathrm{mV}\left(A_{V}=-1, V_{H}=1 V\right)$ for a 1.6 X overdrive degrades to $\pm 240 \mathrm{mV}$ for a 3 X ( $200 \%$ ) overdrive, as shown in Figure 43.

Consideration must also be given to the fact that the clamp voltages have an affect on amplifier linearity. The "Nonlinearity Near Clamp Voltage" curve, Figure 48, illustrates the impact of several clamp levels on linearity.

## Clamp Range

Unlike some competitor devices, both $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ have usable ranges that cross 0 V . While $\mathrm{V}_{\mathrm{H}}$ must be more positive than $\mathrm{V}_{\mathrm{L}}$, both may be positive or negative, within the range
restrictions indicated in the specifications. For example, the HFA1113 could be limited to ECL output levels by setting $\mathrm{V}_{\mathrm{H}}=-0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{L}}=-1.8 \mathrm{~V}$. $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ may be connected to the same voltage (GND for instance) but the result won't be in a DC output voltage from an AC input signal. A $150 \mathrm{mV}-200 \mathrm{mV}$ AC signal will still be present at the output.

## Recovery from Overdrive

The output voltage remains at the clamp level as long as the overdrive condition remains. When the input voltage drops below the overdrive level ( $\mathrm{V}_{\mathrm{CLAMP}} / \mathrm{A}_{\mathrm{VCL}}$ ) the amplifier will return to linear operation. A time delay, known as the Overdrive Recovery Time, is required for this resumption of linear operation. The plots of "Unclamped Performance" and "Clamped Performance" (Figures 41 and 42) highlight the HFA1113's subnanosecond recovery time. The difference between the unclamped and clamped propagation delays is the overdrive recovery time. The appropriate propagation delays are 8.0 ns for the unclamped pulse, and 8.8 ns for the clamped ( $2 X$ overdrive) pulse yielding an overdrive recovery time of 800 ps. The measurement uses the $90 \%$ point of the output transition to ensure that linear operation has resumed. Note: The propagation delay illustrated is dominated by the fixturing. The delta shown is accurate, but the true HFA1113 propagation delay is 500ps.

Overdrive recovery time is also a function of the overdrive level. Figure 47 details the overdrive recovery time for various clamp and overdrive levels.

## Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified



FIGURE 5. SMALL SIGNAL PULSE RESPONSE


FIGURE 6. LARGE SIGNAL PULSE RESPONSE

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 7. SMALL SIGNAL PULSE RESPONSE


FIGURE 9. SMALL SIGNAL PULSE RESPONSE


FIGURE 11. FREQUENCY RESPONSE


FIGURE 8. LARGE SIGNAL PULSE RESPONSE


FIGURE 10. LARGE SIGNAL PULSE RESPONSE


FIGURE 12. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Speified (Continued)


FIGURE 13. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS


FIGURE 15. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


FIGURE 17. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


FIGURE 14. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS


FIGURE 16. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


FIGURE 18. FULL POWER BANDWIDTH

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 19. -3dB BANDWIDTH vs TEMPERATURE


FIGURE 21. DEVIATION FROM LINEAR PHASE


FIGURE 23. LOW FREQUENCY REVERSE ISOLATION ( $\mathbf{S}_{12}$ )


FIGURE 20. GAIN FLATNESS


FIGURE 22. SETTLING RESPONSE


FIGURE 24. HIGH FREQUENCY REVERSE ISOLATION $\left(\mathrm{S}_{12}\right)$


FIGURE 25. 1dB GAIN COMPRESSION vs FREQUENCY


FIGURE 27. SECOND HARMONIC DISTORTION vs PoUt


FIGURE 29. SECOND HARMONIC DISTORTION vs POUT


FIGURE 26. THIRD ORDER INTERMODULATION INTERCEPT vs FREQUENCY


FIGURE 28. THIRD HARMONIC DISTORTION vs POUT


FIGURE 30. THIRD HARMONIC DISTORTION vs POUT

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 31. SECOND HARMONIC DISTORTION vs POUT


FIGURE 33. INTEGRAL LINEARITY ERROR


FIGURE 35. OVERSHOOT vs INPUT RISE TIME


FIGURE 32. THIRD HARMONIC DISTORTION vs POUT


FIGURE 34. OVERSHOOT vs INPUT RISE TIME


FIGURE 36. OVERSHOOT vs INPUT RISE TIME

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 37. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 39. OUTPUT VOLTAGE vs TEMPERATURE


FIGURE 41. UNCLAMPED PERFORMANCE


FIGURE 38. SUPPLY CURRENT vs TEMPERATURE


FIGURE 40. INPUT NOISE CHARACTERISTICS


FIGURE 42. CLAMPED PERFORMANCE

## Typical Performance Curves

$V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}$


FIGURE 43. $\mathrm{V}_{\mathrm{H}}$ CLAMP ACCURACY vs OVERDRIVE


FIGURE 45. $\mathrm{V}_{\mathrm{H}}$ CLAMP ACCURACY vs OVERDRIVE


FIGURE 47. OVERDRIVE RECOVERY vs OVERDRIVE


FIGURE 44. $\mathrm{V}_{\mathrm{L}}$ CLAMP ACCURACY vs OVERDRIVE


FIGURE 46. $\mathrm{V}_{\mathrm{L}}$ CLAMP ACCURACY vs OVERDRIVE


FIGURE 48. NON-LINEARITY NEAR CLAMP VOLTAGE

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 49. CLAMP ACCURACY vs TEMPERATURE


FIGURE 51. $\mathrm{V}_{\mathrm{H}}$ CLAMP INPUT BANDWIDTH


FIGURE 50. CLAMP BIAS CURRENT vs TEMPERATURE


FIGURE 52. $\mathrm{V}_{\mathrm{L}}$ CLAMP INPUT BANDWIDTH

## Die Characteristics

DIE DIMENSIONS:
63 mils $\times 44$ mils $\times 19$ mils $1600 \mu \mathrm{~m} \times 1130 \mu \mathrm{~m} \times 483 \mu \mathrm{~m}$

METALLIZATION:
Type: Metal 1: $\mathrm{AICu}(2 \%) / \mathrm{TiW}$
Thickness: Metal 1: 8k $\AA \pm 0.4 \mathrm{k} \AA$
Type: Metal 2: AICu(2\%)
Thickness: Metal 2: $16 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$

## PASSIVATION:

Type: Nitride
Thickness: $4 \mathrm{k} \AA \pm 0.5 \mathrm{k} \AA$
TRANSISTOR COUNT:
52
SUBSTRATE POTENTIAL (POWERED UP):
Floating (Recommend Connection to V-)

## Metallization Mask Layout

HFA1113


OUT

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

## ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

