

September 1998

### Features

- 1A, 80V and 100V
- $r_{DS(ON)} = 1.200\Omega$

### Ordering Information

PART NUMBER	PACKAGE	BRAND
RFL1N08	TO-205AF	RFL1N08
RFL1N10	TO-205AF	RFL1N10


NOTE: When ordering, use the entire part number.

### Description

These are N-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


Formerly developmental type TA09282.

### Symbol



### Packaging

JEDEC TO-204AA



## RFL1N08, RFL1N10

### Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

	RFL1N08	RFL1N10	UNITS
Drain to Source Voltage (Note 1) . . . . .	80	100	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1) . . . . .	80	100	V
Continuous Drain Current . . . . .	1	1	A
Pulsed Drain Current (Note 3) . . . . .	5	5	A
Gate to Source Voltage . . . . .	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation . . . . .	8.33	8.33	W
Linear Derating Factor . . . . .	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Temperature . . . . .	-55 to 150	-55 to 150	$^\circ\text{C}$
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s . . . . .	260	260	$^\circ\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1.  $T_J = 25^\circ\text{C}$  to  $125^\circ\text{C}$ .

### Electrical Specifications $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage RFL1N08 RFL1N10	BV <sub>DSS</sub>	I <sub>D</sub> = 250 $\mu$ A, V <sub>GS</sub> = 0V	80	-	-	V
			100	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 $\mu$ A, (Figure 8)	2	-	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = Rated BV <sub>DSS</sub> , V <sub>GS</sub> = 0V	-	-	1	$\mu$ A
		V <sub>DS</sub> = 0.8 x Rated BV <sub>DSS</sub> , V <sub>GS</sub> = 0V, T <sub>J</sub> = 125 $^\circ\text{C}$	-	-	25	$\mu$ A
On-State Drain Current (Note 2)	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)MAX</sub> , V <sub>GS</sub> = 10V	1	-	-	A
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = $\pm 20$ V	-	-	$\pm 100$	nA
Drain to Source On Resistance	r <sub>DS(ON)</sub>	I <sub>D</sub> = 5.6A, V <sub>GS</sub> = 10V, (Figures 6, 7)			1.200	$\Omega$
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 50V, V <sub>GS</sub> = 10V, I <sub>D</sub> $\approx$ 1A, R <sub>G</sub> = 50 $\Omega$ , R <sub>L</sub> = 50 $\Omega$ (Figures 10, 11, 12) MOSFET Switching Times are Essentially Inde- pendent of Operating Temperature	-	17	25	ns
Rise Time	t <sub>r</sub>		-	30	45	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	30	45	ns
Fall Time	t <sub>f</sub>		-	30	50	ns
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1MHz (Figure 9)	-	-	200	pF
Output Capacitance	C <sub>OSS</sub>		-	-	80	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	-	25	pF
Thermal Resistance Junction to Case	R <sub><math>\theta</math>JC</sub>		-	-		$^\circ\text{C}/\text{W}$

### Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	T <sub>J</sub> = 25 $^\circ\text{C}$ , I <sub>SD</sub> = 1A, V <sub>GS</sub> = 0V	-	-	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 $^\circ\text{C}$ , I <sub>SD</sub> = 1A, dI <sub>SD</sub> /dt = 100A/ $\mu$ s	-	100	-	ns

NOTES:

2. Pulse test: pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
3. Repetitive rating: pulse width limited by maximum junction temperature.

**Typical Performance Curves** Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. FORWARD BIAS SAFE OPERATING AREA




FIGURE 4. SATURATION CHARACTERISTICS




FIGURE 5. TRANSFER CHARACTERISTICS




FIGURE 6. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT

**Typical Performance Curves** Unless Otherwise Specified (Continued)




FIGURE 7. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE





FIGURE 9. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Harris Application Notes AN7254 and AN7260.

FIGURE 10. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

**Test Circuits and Waveforms**




FIGURE 11. SWITCHING TIME TEST CIRCUIT




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS