

January 1998

Features

- 2A, 50V and 60V
- $r_{DS(ON)} = 0.95\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Ordering Information

PART NUMBER	PACKAGE	BRAND
RFL2N05	TO-205AF	RFL2N05
RFL2N05	TO-205AF	RFL2N05


NOTE: When ordering, include the entire part number.

Description

These are N-Channel enhancement mode silicon gate power field effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.


Formerly developmental type TA09378.

Symbol



Packaging

JEDEC TO-205AF



RFL2N05, RFL2N06

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

	RFL2N05	RFL2N06	UNITS	
Drain to Source Voltage (Note 1)	V_{DS}	50	60	V
Drain to Gate Voltage ($R_{GS} = 1\text{M}\Omega$) (Note 1)	V_{DGR}	50	60	V
Gate to Source Voltage	V_{GS}	± 20	± 20	V
Drain Current, RMS Continuous	I_D	2	2	A
Pulsed	I_{DM}	10	10	A
Maximum Power Dissipation	P_D	8.33	8.33	W
Linear Derating Factor		0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J, T_{STG}	-55 to 150	-55 to 150	$^\circ\text{C}$
Maximum Temperature for Soldering				$^\circ\text{C}$
Leads at 0.063in (1.6mm) from Case for 10s	T_L	300	300	$^\circ\text{C}$
Package Body for 10s, See Techbrief 334	T_{pkg}	260	260	$^\circ\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- $T_J = 25^\circ\text{C}$ to 125°C .

Electrical Specifications $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV_{DSS}	$I_D = 250\mu\text{A}, V_{GS} = 0$	50	-	-	V
			60	-	-	V
Gate to Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$, (Figure 8)	2	-	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 0.8 \times \text{Rated } BV_{DSS}$, $T_C = 25^\circ\text{C}$	-	-	1	μA
			-	-	25	μA
Gate to Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	-	± 100	nA
Drain to Source On Voltage (Note 2)	$V_{DS(ON)}$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	-	0.95	V
			-	-	2.0	V
			-	-	4.8	V
Drain to Source On Resistance (Note 2)	$r_{DS(ON)}$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$, (Figures 6, 7)	-	-	0.95	Ω
Forward Transconductance (Note 2)	g_{fs}	$I_D = 1\text{A}, V_{DS} = 10\text{V}$, (Figure 10)	400	-	-	S
Turn-On Delay Time	$t_{d(ON)}$	$I_D \approx 1\text{A}, V_{DD} = 30\text{V}, R_{GS} = 50\Omega$, $V_{GS} = 10\text{V}$, (Figures 11, 12, 13)	-	6	15	ns
Rise Time	t_r		-	14	30	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	16	30	ns
Fall Time	t_f		-	30	50	ns
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$, $f = 1\text{MHz}$, (Figure 9)	-	-	200	pF
Output Capacitance	C_{OSS}		-	-	85	pF
Reverse-Transfer Capacitance	C_{RSS}		-	-	30	pF
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	15	$^\circ\text{C}/\text{W}$

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V_{SD}	$I_{SD} = 1\text{A}$	-	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_{SD} = 2\text{A}, dI_{SD}/dt = 50\text{A}/\mu\text{s}$	-	100	-	ns

NOTE:

- Pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. FORWARD BIAS SAFE OPERATING AREA




FIGURE 4. SATURATION CHARACTERISTICS




FIGURE 5. TRANSFER CHARACTERISTICS




FIGURE 6. DRAIN TO SOURCE ON RESISTANCE vs DRAIN CURRENT

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 7. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 9. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE





FIGURE 10. FORWARD TRANSCONDUCTANCE vs DRAIN CURRENT



NOTE: Refer to Harris Application Notes AN7254 and AN7260.

FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 12. SWITCHING TIME TEST CIRCUIT




FIGURE 13. RESISTIVE SWITCHING WAVEFORMS