Data Sheet

5.5A, 400V, 1.000 Ohm, N-Channel Power MOSFET

This is an N-Channel enhancement mode silicon gate power field effect transistor. It is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17414.

intercil

Ordering Information


PART NUMBER	PACKAGE	BRAND
IRF730	TO-220AB	IRF730

NOTE: When ordering, use the entire part number.

Features


- 5.5A, 400V
- r_{DS(ON)} = 1.000Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- High Input Impedance
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging

JEDEC TO-220AB



Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	IRF730	UNITS
Drain to Source Voltage (Note 1)V _{DS}	400	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	400	V
Continuous Drain CurrentID	5.5	А
$T_{\rm C} = 100^{\rm o}{\rm C}$	3.5	А
Pulsed Drain Current (Note 3)	22	А
Gate to Source VoltageV _{GS}	±20	V
Maximum Power Dissipation	75	W
Linear Derating Factor	0.6	W/ ^o C
Single Pulse Avalanche Energy Rating (Note 4) EAS	300	mJ
Operating and Storage Temperature	-55 to 150	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sTL	300	°C
Package Body for 10s, See Techbrief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V (Figure 10)		400	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$		2.0	-	4.0	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Rated BV _{DSS} , V _{GS} =	= 0V	-	-	25	μA
		V _{DS} = 0.8 x Rated BV _{DSS} , V	V _{GS} = 0V, T _J = 125 ^o C	-	-	250	μA
On-State Drain Current (Note 2)	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}, V_{GS} = 10V$ (Figure 7)		5.5	-	-	A
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 20V$		-	-	±100	nA
Drain to Source On Resistance (Note 2)	rDS(ON)	I _D = 3.0A, V _{GS} = 10V (Figure 8, 9)		-	0.800	1.000	Ω
Forward Transconductance (Note 2)	9 _{fs}	$V_{DS} \ge 10V, I_{D} = 3.3A$ (Figure 12)		2.9	4.4	-	S
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 200V, I_D \approx 5.5A, R_{GS} = 12\Omega, R_L = 35\Omega$ MOSFET Switching Times are Essentially Independent of Operating Temperature		-	10	17	ns
Rise Time	tr			-	20	29	ns
Turn-Off Delay Time	t _{d(OFF)}			-	35	56	ns
Fall Time	tf			-	15	24	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	$V_{GS} = 10V, I_D = 5.5A, V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, I_g(REF) = 1.5mA, (Figure 14) Gate Charge is Essentially Independent of Operating Temperature V_{DS} = 25V, V_{GS} = 0V, f = 1MHz \text{ (Figure 11)}$		-	20	35	nC
Gate to Source Charge	Q _{gs}			-	3.0	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			-	10	-	nC
Input Capacitance	CISS			-	600	-	pF
Output Capacitance	C _{OSS}			-	150	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	40	-	pF
Internal Drain Inductance	LD	Measured From the Contact Screw on Tab to Center of Die	Modified MOSFET Symbol Showing the Internal Device Inductances	-	3.5	-	nH
		Measured From the Drain Lead, 6mm (0.25in) From Package to Center of Die		-	4.5	-	nH
Internal Source Inductance	LS	Measured From the Source Lead, 6mm (0.25in) From Header to Source Bonding Pad		-	7.5	-	nH
Thermal Resistance Junction to Case	R _{θJC}			-	-	1.67	°C/W
Thermal Resistance Junction to Ambient	R _{θJA}	Free Air Operation		-	-	80	°C/W

Flectrical Specifications To = 25°C Unless Otherwise Specified

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET Symbol	-	-	5.5	A
Pulse Source to Drain Current (Note 3)	ISDM	Showing the Integral Reverse P-N Junction Rectifier		-	22	A
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_J = 25^{\circ}C$, $I_{SD} = 5.5A$, $V_{GS} = 0V$ (Figure 13)		-	1.6	V
Reverse Recovery Time	t _{rr}	$T_J = 25^{o}C$, $I_{SD} = 5.5A$, $dI_{SD}/dt = 100A/\mu s$		300	660	ns
Reverse Recovery Charge	Q _{RR}	$T_J = 25^{o}C$, $I_{SD} = 5.5A$, $dI_{SD}/dt = 100A/\mu s$		2.1	4.3	μC


NOTES:


2. Pulse test: pulse width $\leq 300 \mu s,$ duty cycle $\leq 2\%.$

3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. V_DD = 50V, starting T_J = 25 $^{o}C,$ L = 17mH, R_G = 25 $\Omega,$ peak I_AS = 5.5A.

Typical Performance Curves Unless Otherwise Specified










FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs **CASE TEMPERATURE**









Typical Performance Curves Unless Otherwise Specified (Continued)




VDS, DRAIN TO SOURCE VOLTAGE (V)






















FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS





FIGURE 18. RESISTIVE SWITCHING WAVEFORMS








FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 19. GATE CHARGE TEST CIRCUIT

4-237 intersil

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029