

Data Sheet July 1999 File Number 2873.3

# 50A, 50V, 0.022 Ohm, N-Channel Power MOSFETs

These are N-Channel power MOSFET'S manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors.

Formerly developmental type TA09772.

# **Ordering Information**


PART NUMBER	PACKAGE	BRAND		
RFG50N05	TO-247	RFG50N05		
RFP50N05	TO-220AB	RFP50N05		

NOTE: When ordering, include the entire part number.

### **Features**


- 50A, 50V
- $r_{DS(ON)} = 0.022\Omega$
- UIS Rating Curve (Single Pulse)
- 175°C Operating Temperature

# Symbol




## **Packaging**

**JEDEC STYLE TO-247** 



#### **JEDEC TO-220AB**



# RFG50N05, RFP50N05

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	RFG50N05, RFP50N05	UNITS
Drain to Source Voltage (Note 1)V <sub>DSS</sub>	50	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1)	50	V
Continuous Drain Current	50	Α
Pulsed Drain Current (Note 3)	120	Α
Gate to Source Voltage	±20	V
Maximum Power Dissipation	132	W
Linear Derating Factor	0.88	W/ °C
Single Pulse Avalanche Energy Rating	Refer to UIS SOA Curve	
Operating and Storage Junction Temperature Range	-55 to 175	οС
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT <sub>L</sub>	300	οС
Package Body for 10s, See Techbrief 334	260	οС

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $150^{\circ}C$ .

# $\textbf{Electrical Specifications} \hspace{0.3cm} \textbf{T}_{C} = 25^{o}\text{C, Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 0.250μA, V <sub>GS</sub> = 0V (Figure 9)			-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 0.250 \mu A \text{ (Figure 8)}$			-	4.0	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = Rated BV <sub>DSS</sub> , $V_{GS}$ = 0V $V_{DS}$ = 0.8 x Rated BV <sub>DSS</sub> , $V_{GS}$ = 0V, $T_{J}$ = 150°C		-	-	1	Α
Zero Gate Voltage Drain Current,				-	-	25	μΑ
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V		-	-	±100	nA
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	I <sub>D</sub> = 50A, V <sub>GS</sub> = 10V (Figure 7)		-	-	0.022	Ω
Turn-On Time	t(ON)	$V_{DD} = 25V, I_D \approx 25A, R_L = 1.0\Omega,$ $R_{GS} = 6.67\Omega, V_{GS} = 10V$ (Figure 11)		-	-	100	ns
Turn-On Delay Time	t <sub>d(ON)</sub>			-	15	-	ns
Rise Time	t <sub>r</sub>			-	55	-	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	60	-	ns
Fall Time	t <sub>f</sub>			-	15	-	ns
Turn-Off Time	t(OFF)			-	-	100	ns
Total Gate Charge	Q <sub>g(tot)</sub>	V <sub>GS</sub> = 0-20V	$V_{DD}$ - 40V, $I_{D}$ = 50A $R_{L}$ = 0.8 $\Omega$ , $I_{G(REF)}$ = 1.5mA (Figure 11)	-	-	160	nC
Gate Charge at 10V	Q <sub>g(10)</sub>	V <sub>GS</sub> = 0-10V		-	-	80	nC
Threshold Gate Charge	Q <sub>g(th)</sub>	V <sub>GS</sub> = 0-2V		-	-	6	nC
Thermal Resistance Junction to Case	$R_{\theta JC}$		•	-	-	1.14	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-220		-	-	62	°C/W
		TO-247				30	°C/W

### **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	I <sub>SD</sub> = 50A	-		1.5	V
Diode Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 50A$ , $dI_{SD}/dt = 100A/\mu s$	-		125	ns

#### NOTES:

- 2. Pulsed test: pulse width  $\leq 300 \mu s$  duty cycle  $\leq 2\%.$
- 3. Repetitive rating: pulse width is limited by maximum junction temperature.

# Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 3. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. SATURATION CHARACTERISTICS




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 4. UNCLAMPED INDUCTIVE SWITCHING




FIGURE 6. TRANSFER CHARACTERISTICS

### Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 7. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 9. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs. JUNCTION TEMPERATURE





FIGURE 10. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260

FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

# Test Circuits and Waveforms




FIGURE 12. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 13. UNCLAMPED ENERGY WAVEFORMS




FIGURE 14. SWITCHING TIME TEST CIRCUIT




FIGURE 15. RESISTIVE SWITCHING WAVEFORMS




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 17. GATE CHARGE WAVEFORMS

### RFG50N05, RFP50N05

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

# Sales Office Headquarters

**NORTH AMERICA** 

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

FAX: (407) 724-7240

**EUROPE** 

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

**ASIA** 

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029