

82C88

CMOS Bus Controller

March 1997

Features

- Compatible with Bipolar 8288
- Performance Compatible with:
 - 80C86/80C88.....(5/8MHz)
 - 80186/80188(6/8MHz)
 - 8086/8088(5/8MHz)
 - 8089
- Provides Advanced Commands for Multi-Master Busses
- Three-State Command Outputs
- Bipolar Drive Capability
- Scaled SAJI IV CMOS Process
- Single 5V Power Supply
- Low Power Operation
 - ICCSB 10 μA (Max)
 - ICCOP1mA/MHz (Max)
- Operating Temperature Ranges
 - C82C880°C to +70°C

Description


The Intersil 82C88 is a high performance CMOS Bus Controller manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). The 82C88 provides the control and command timing signals for 80C86, 80C88, 8086, 8088, 8089, 80186, and 80188 based systems. The high output drive capability of the 82C88 eliminates the need for additional bus drivers.


Static CMOS circuit design insures low operating power. The Intersil advanced SAJI process results in performance equal to or greater than existing equivalent products at a significant power savings.

Ordering Information


PART NUMBER	PACKAGE	TEMPERATURE RANGE	PKG. NO.
CP82C88	20 Ld PDIP	0 ⁰ C to +70 ⁰ C	E20.3
CP82C88-10	1	0 ^o C to +70 ^o C	E20.3
IP82C88	1	-40 ^o C to +85 ^o C	E20.3
CS82C88	20 Ld	0 ^o C to +70 ^o C	N20.35
IS82C88	PLCC	-40 ^o C to +85 ^o C	N20.35
CD82C88	20 Ld	0 ^o C to +70 ^o C	F20.3
ID82C88	CERDIP	-40 ^o C to +85 ^o C	F20.3
MD82C88/B	1	-55 ⁰ C to +125 ⁰ C	F20.3
8406901RA	SMD#		F20.3
MR82C88/B	20 Pad CLCC	-55 ⁰ C to +125 ⁰ C	J20.A
84069012A	SMD#		J20.A

Pinouts





CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 4-333



Pin Description

PIN SYMBOL	NUMBER	TYPE	DESCRIPTION
V _{CC}	20		V_{CC} : The +5V power supply pin. A 0.1 μF capacitor between pins 10 and 20 is recommended for decoupling.
GND	10		GROUND.
<u>S0, S1, S2</u>	19, 3, 18	I	STATUS INPUT PINS: These pins are the input pins from the 80C86, 80C88,8086/88, 8089 processors. The 82C88 decodes these inputs to generate command and control signals at the appropriate time. When Status pins are not in use (passive), command outputs are held HIGH (See Table1).
CLK	2	I	CLOCK: This is a CMOS compatible input which receives a clock signal from the 82C84A or 82C85 clock generator and serves to establish when command/control signals are generated.
ALE	5	0	ADDRESS LATCH ENABLE: This signal serves to strobe an address into the address latches. This sig- nal is active HIGH and latching occurs on the falling (HIGH to LOW) transition. ALE is intended for use with transparent D type latches, such as the 82C82 and 82C83H.
DEN	16	0	DATA ENABLE: This signal serves to enable data transceivers onto either the local or system data bus. This signal is active HIGH.
DT/R	4	0	DATA TRANSMIT/RECEIVE: This signal establishes the direction of data flow through the transceivers. A HIGH on this line indicates Transmit (write to I/O or memory) and a LOW indicates Receive (read from I/O or memory).
AEN	6	I	ADDRESS ENABLE: AEN enables command outputs of the 82C88 Bus Controller a minimum of 110ns (250ns maximum) after it becomes active (LOW). AEN going inactive immediately three-states the command output drivers. AEN does not affect the I/O command lines if the 82C88 is in the I/O Bus mode (IOB tied HIGH).
CEN	15	I	COMMAND ENABLE: When this signal is LOW all 82C88 command outputs and the DEN and PDEN con- trol outputs are forced to their Inactive state. When this signal is HIGH, these same outputs are enabled.
IOB	1	I	INPUT/OUTPUT BUS MODE: When the IOB pin is strapped HIGH, the 82C88 functions in the I/O Bus mode. When it is strapped LOW, the 82C88 functions in the System Bus mode (See I/O Bus and System Bus sections).

Pin Des	··· / ·····		
PIN SYMBOL	NUMBER	TYPE	DESCRIPTION
AIOWC	12	0	ADVANCED I/O WRITE COMMAND: The $\overline{\text{AIOWC}}$ issues an I/O Write Command earlier in the machine cycle to give I/O devices an early indication of a write instruction. Its timing is the same as a read command signal. $\overline{\text{AIOWC}}$ is active LOW.
IOWC	11	0	I/O WRITE COMMAND: This command line instructs an I/O device to read the data on the data bus. The signal is active LOW.
IORC	13	0	I/O READ COMMAND: This command line instructs an I/O device to drive its data onto the data bus. This signal is active LOW.
AMWC	8	0	ADVANCED MEMORY WRITE COMMAND: The AMWC issues a memory write command earlier in the machine cycle to give memory devices an early indication of a write instruction. Its timing is the same as a read command signal. AMWC is active LOW.
MWTC	9	0	MEMORY WRITE COMMAND: This command line instructs the memory to record the data present on the data bus. This signal is active LOW.
MRDC	7	0	MEMORY READ COMMAND: This command line instructs the memory to drive its data onto the data bus. MRDC is active LOW.
INTA	14	0	INTERRUPT ACKNOWLEDGE: This command line tells an interrupting device that its interrupt has been acknowledged and that it should drive vectoring information onto the data bus. This signal is active LOW.
MCE/PDEN	17	0	This is a dual function pin. MCE (IOB IS TIED LOW) Master Cascade Enable occurs during an interrupt sequence and serves to read a Cascade Address from a master 82C59A Priority Interrupt Controller onto the data bus. The MCE signal is active HIGH. PDEN (IOB IS TIED HIGH): Peripheral Data Enable enables the data bus transceiver for the I/O bus that DEN performs for the system bus. PDEN is active LOW.

Functional Description

The command logic decodes the three 80C86, 8086, 80C88, 8088, 80186, 80188 or 8089 status lines ($\overline{S0}$, $\overline{S1}$, $\overline{S2}$) to determine what command is to be issued (see Table 1).

S2	<u>S1</u>	<u>50</u>	PROCESSOR STATE	82C88 COMMAND
0	0	0	Interrupt Acknowledge	INTA
0	0	1	Read I/O Port	IORC
0	1	0	Write I/O Port	IOWC, AIOWC
0	1	1	Halt	None
1	0	0	Code Access	MRDC
1	0	1	Read Memory	MRDC
1	1	0	Write Memory	MWTC, AMWC
1	1	1	Passive	None

TABLE 1. COMMAND DECODE DEFINITION

I/O Bus Mode

The 82C88 is in the I/O Bus mode if the IOB pin is strapped HIGH. In the I/O Bus mode, all I/O command lines \overline{IORC} , \overline{IOWC} , \overline{AIOWC} , \overline{INTA}) are always enabled (i.e., not dependent on \overline{AEN}). When an I/O command is initiated by the pro-

cessor, the 82C88 immediately activates the command lines using $\overline{\text{PDEN}}$ and $\overline{\text{DT/R}}$ to control the I/O bus transceiver. The I/O command lines should not be used to control the system bus in this configuration because no arbitration is present. This mode allows one 82C88 Bus Controller to handle two external busses. No waiting is involved when the CPU wants to gain access to the I/O bus. Normal memory access requires a "Bus Ready" signal ($\overline{\text{AEN}}$ LOW) before it will proceed. It is advantageous to use the IOB mode if I/O or peripherals dedicated to one processor exist in a multi-processor system.

System Bus Mode

The 82C88 is in the System Bus mode if the IOB pin is strapped LOW. In this mode, no command is issued until a specified time period after the \overline{AEN} line is activated (LOW). This mode assumes bus arbitration logic will inform the bus controller (on the \overline{AEN} line) when the bus is free for use. Both memory and I/O commands wait for bus arbitration. This mode is used when only one bus exists. Here, both I/O and memory are shared by more than one processor.

Command Outputs

The advanced write commands are made available to initiate write procedures early in the machine cycle. This signal can be used to prevent the processor from entering an unnecessary wait state. **INTA** (Interrupt Acknowledge) acts as an I/O read during an interrupt cycle. Its purpose is to inform an interrupting device that its interrupt is being acknowledged and that it should place vectoring information onto the data bus.

The command outputs are:

MRDC - Memory Read Command

MWTC - Memory Write Command

IORC - I/O Read Command

IOWC - I/O Write Command

AMWC - Advanced Memory Write Command

AIOWC - Advanced I/O Write Command

INTA - Interrupt Acknowledge

Control Outputs

The control outputs of the 82C88 are Data Enable (DEN), Data Transmit/Receive (DT/ \overline{R}) and Master Cascade Enable/ Peripheral Data Enable (MCE/ \overline{PDEN}). The DEN signal determines when the external bus should be enabled onto the local bus and the DT/ \overline{R} determines the direction of data transfer. These two signals usually go to the chip select and direction pins of a transceiver.

The MCE/PDEN pin changes function with the two modes of the 82C88. When the 82C88 is in the IOB mode (IOB HIGH), the PDEN signal serves as a dedicated data enable signal for the I/O or Peripheral System bus.

Interrupt Acknowledge and MCE

The MCE signal is used during an interrupt acknowledge cycle if the 82C88 is in the System Bus mode (IOB LOW). During any interrupt sequence, there are two interrupt acknowledge cycles that occur back to back. During the first interrupt cycle no data or address transfers take place. Logic should be provided to mask off MCE during this cycle. Just before the second cycle begins the MCE signal gates a master Priority Interrupt Controller's (PIC) cascade address onto the processor's local bus where ALE (Address Latch Enable) strobes it into the address latches. On the leading edge of the second interrupt cycle, the addressed slave PIC gates an interrupt vector onto the system data bus where it is read by the processor.

If the system contains only one PIC, the MCE signal is not used. In this case, the second Interrupt Acknowledge signal gates the interrupt vector onto the processor bus.

Address Latch Enable and Halt

Address Latch Enable (ALE) occurs during each machine cycle and serves to strobe the current address into the 82C82/82C83H address latches. ALE also serves to strobe the status ($\overline{S0}$, $\overline{S1}$, $\overline{S2}$) into a latch for halt state decoding.

Command Enable

The Command Enable (CEN) input acts as a command qualifier for the 82C88. If the CEN pin is high, the 82C88 functions normally. If the CEN pin is pulled LOW, all command lines are held in their inactive state (not three-state). This feature can be used to implement memory partitioning and to eliminate address conflicts between system bus devices and resident bus devices.

Absolute Maximum Ratings	Thermal Information		
Supply Voltage+8.0V	Thermal Resistance (Typical)	θ _{JA} (^o C/W)	θ _{JC} (^o C/W)
Input, Output or I/O Voltage GND -0.5V to V _{CC} +0.5V	CERDIP Package	75	18
ESD Classification Class 1	CLCC Package	85	22
	PDIP Package	75	N/A
Operating Conditions	PLCC Package		N/A
Operating Voltage Range	Storage Temperature Range	65	^o C to +150 ^o C
C82C88 0° C to +70 $^{\circ}$ C	Ceramic Package		+175 ⁰ C
I82C88	Plastic Package Maximum Lead Temperature (Soldering (PLCC - Lead Tips Only)		

Die Characteristics

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

 $\begin{array}{|c|c|c|c|c|} \hline \textbf{DC Electrical Specifications} & V_{CC} = 5.0V \pm 10\%; \\ T_A = 0^{o}C \ to \ +70^{o}C \ (C82C88); \\ T_A = -40^{o}C \ to \ +85^{o}C \ (I82C88); \\ T_A = -55^{o}C \ to \ +125^{o}C \ (M82C88) \end{array}$

SYMBOL	PARAMETER	MIN	МАХ	UNITS	TEST CONDITIONS
VIH	Logical One Input Voltage	2.0 2.2	-	V V	C82C88, 182C88 M82C88
VIL	Logical Zero Input Voltage	-	0.8	V	
VIHC	CLK Logical One Input Voltage	V _{CC} -0.8	-	V	
VILC	CLK Logical Zero Input Voltage	-	0.8	V	
V _{OH}	Output High Voltage Command Outputs	3.0 V _{CC} -0.4	-	V V	I _{OH} = -8.0mA I _{OH} = -2.5mA
	Output High Voltage Control Outputs	3.0 V _{CC} -0.4	-	V V	I _{OH} = -4.0mA I _{OH} = -2.5mA
V _{OL}	Output Low Voltage Command Outputs	-	0.5	V	I _{OL} = +12.0mA
	Output Low Voltage Control Outputs	-	0.4	V	I _{OL} = +8.0mA
łį	Input Leakage Current	-1.0	1.0	μΑ	$V_{IN} = GND \text{ or } V_{CC}$, except $\overline{S0}$, $\overline{S1}$, $\overline{S2}$, DIP Pins 1-2, 6, 15
IBHH	Input Leakage Current-Status Bus	-50	-300	μΑ	$V_{IN} = 2.0V, \overline{S0}, \overline{S1}, \overline{S2}$ (See Note 1)
IO	Output Leakage Current	-10.0	10.0	μΑ	$V_O = GND \text{ or } V_{CC}, IOB = GND, \overline{AEN} = V_{CC},$ DIP Pins 7-9, 11-14
ICCSB	Standby Power Supply	-	10	μΑ	V_{CC} = 5.5V, V_{IN} = V_{CC} or GND, Outputs Open
ICCOP	Operating Power Supply Current	-	1	mA/MHz	V _{CC} = 5.5V, Outputs Open (See Note 2)

NOTES:

1. IBHH should be measured after raising the V_{IN} on $\overline{S0}$, $\overline{S1}$, $\overline{S2}$ to V_{CC} and then lowering to valid input high level of 2.0V.

2. ICCOP = 1mA/MHz of CLK cycle time (TCLCL)

Capacitance $T_A = +25^{\circ}C$

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS	
CIN	Input Capacitance	10	pF	FREQ = 1MHz, all measurements are	
COUT	Output Capacitance	17	pF	referenced to device GND	


		8N	1Hz	10MHz		12MHz			TEST
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	-
TIMING REQU	REMENTS								
(1) TCLCL	CLK Cycle Period	125	-	100	-	83	-	ns	
(2) TCLCH	CLK Low Time	55	-	50	-	34	-	ns	
(3) TCHCL	CLK High Time	40	-	37	-	34	-	ns	
(4) TSVCH	Status Active Setup Time	35	-	35	-	35	-	ns	
(5) TCHSV	Status Inactive Hold Time	10	-	10	-	5	-	ns	
(6) TSHCL	Status Inactive Setup Time	35	-	35	-	35	-	ns	
(7) TCLSH	Status Active Hold Time	10	-	10	-	5	-	ns	
TIMING RESPO	ONSES			-	•	-	-	-	•
(8) TCVNV	Control Active Delay	5	45	5	45	5	45	ns	1
(9) TCVNX	Control Inactive Delay	10	45	10	45	10	35	ns	1
(10) TCLLH	ALE Active Delay (from CLK)	-	20	-	20	-	20	ns	1
(11) TCLMCH	MCE Active Delay (from CLK)	-	25	-	23	-	23	ns	1
(12) TSVLH	ALE Active Delay (from Status)	-	20	-	20	-	20	ns	1
(13) TSVMCH	MCE Active Delay (from Status)	-	30	-	23	-	23	ns	1
(14) TCHLL	ALE Inactive Delay	4	18	4	18	4	18	ns	1
(15) TCLML	Command Active Delay	5	35	5	35	5	35	ns	2
(16) TCLMH	Command Inactive Delay	5	35	5	35	5	35	ns	2
(17) TCHDTL	Direction Control Active Delay	-	50	-	50	-	50	ns	1
(18) TCHDTH	Direction Control Inactive Delay	-	30	-	30	-	30	ns	1
(19) TAELCH	Command Enable Time (Note 1)	-	40	-	40	-	40	ns	3
(20) TAEHCZ	Command Disable Time (Note 2)	-	40	-	40	-	40	ns	4
(21) TAELCV	Enable Delay Time	110	250	110	250	110	250	ns	2
(22) TAEVNV	AEN to DEN	-	25	-	25	-	25	ns	1
(23) TCEVNV	CEN to DEN, PDEN	-	25	-	25	-	25	ns	1
(24) TCELRH	CEN to Command	-	TCLML +10	-	TCLML	-	TCLML	ns	2
(25) TLHLL	ALE High Time	TCLCH - 10	-	TCLCH - 10	-	TCLCH - 10	n	ns	1

NOTES:

1. TAELCH measurement is between 1.5V and 2.5V.


2. TAEHCZ measured at 0.5V change in VOUT.


AC Testing Input, Output Waveform



A.C. Testing: All input signals (other than CLK) must switch between V_{IL} -0.4V and V_{IH} +0.4. CLK must switch between 0.4V and V_{CC} -0.4V. Input rise and fall times are driven at 1ns/V.

A.C. Test Circuit






 $\overline{}$

NOTE: INCLUDES STRAY AND JIG CAPACITANCE

TABLE 2. TEST CONDITION DEFINITION TABLE

TEST CONDITION	V1	R1	C1
1	2.13V	220Ω	80pF
2	2.29V	91Ω	300pF
3	1.5V	187Ω	300pF
4	1.5V	187Ω	50pF



2. Leading edge of ALE and MCE is determined by the falling edge of CLK or status going active. Whichever occurs last.

3. All timing measurements are made at 1.5V unless otherwise specified.

FIGURE 1.





FIGURE 3. ADDRESS ENABLE (AEN) TIMING (THREE-STATE ENABLE/DISABLE)

NOTES:

- 1. Address/Data Bus is shown only for reference purposes.
- 2. Leading edge of ALE and MCE is determined by the falling edge of CLK or status going active. Whichever occurs last.
- 3. All timing measurements are made at 1.5V unless otherwise specified.



Die Characteristics

DIE DIMENSIONS:

103.5 x 116.5 x 19 ± 1mils

METALLIZATION:

Type: Si - Al Thickness: $11k\dot{A} \pm 2k\dot{A}$


Metallization Mask Layout

GLASSIVATION: Type: Nitrox

Thickness: 10kÅ

WORST CASE CURRENT DENSITY: 1.9 x 10⁵ A/cm²

1.9 X 10° A/CM



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029