# Numeric/Alphanumeric Triplexed LCD Display Drivers 

## Features

- ICM7231 Drives 8 Digits of 7 Segments with Two Independent Annunciators Per Digit Address and Data Input in Parallel Format
- ICM7232 Drives 10 Digits of 7 Segments with Two Independent Annunciators Per Digit Address and Data Input in Serial Format
- All Signals Required to Drive Rows and Columns of Triplexed LCD Display are Provided
- Display Voltage Independent of Power Supply
- On-Chip Oscillator Provides All Display Timing
- Total Power Consumption Typically $200 \mu$ W, Maximum $500 \mu \mathrm{~W}$ at 5 V
- Low-Power Shutdown Mode Retains Data With $5 \mu \mathrm{~W}$ Typical Power Consumption at $5 \mathrm{~V}, 1 \mu \mathrm{~W}$ at 2 V
- Direct Interface to High-Speed Microprocessors


## Description

The ICM7231 and ICM7232 family of integrated circuits are designed to generate the voltage levels and switching waveforms required to drive triplexed liquid-crystal displays. These chips also include input buffer and digit address decoding circuitry allowing six bits of input data to be decoded into 64 independent combinations of the output segments of the selected digit.

The family is designed to interface to modern highperformance microprocessors and microcomputers and ease system requirements for ROM space and CPU time needed to service a display.

## Ordering Information

| PART NUMBER | TEMP. RANGE $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE | NUMBER OF DIGITS | INPUT FORMAT | PKG. NO. |
| :--- | :---: | :--- | :---: | :---: | :---: |
| ICM7231BFIJL | -25 to 85 | 40 Ld CERDIP | 8 Digit | Parallel | F40.6 |
| ICM7231BFIPL | -25 to 85 | 40 Ld PDIP | 8 Digit | Parallel | E40.6 |
| ICM7232BFIPL | -25 to 85 | 40 Ld PDIP | 10 Digit | Serial | E40.6 |
| ICM7232CRIPL | -25 to 85 | 40 Ld PDIP | 10 Digit | Serial | E40.6 |

NOTE:
All versions intended for triplexed LCD displays.

## Pinouts

ICM7231BF
(PDIP, CERDIP)
TOP VIEW

| Cs 1 | V | 40 | $V_{D D}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DISP }} 2$ |  | 39 | A2 |
| BP1 3 |  | 38 | A1 |
| BP2 4 |  | 37 | A0 |
| BP3 5 |  | 36 | $\mathrm{v}_{\text {SS }}$ |
| b1, c1, an11 6 |  | 35 | BD3 |
| a1, g1, d1 7 |  | 34 | BD2 |
| f1, e1, an21 8 |  | 33 | BD1 |
| b2, c2, an12 9 |  | 32 | BDO |
| a2, g2, d2 10 |  | 31 | AN2 |
| f2, e2, an22 11 |  | 30 | AN1 |
| b3, c3, an13 12 |  | 29 | f8, a8, an28 |
| a3, g3, d3 13 |  | 28 | a8, g8, d8 |
| f3, e3, an23 14 |  | 27 | b8, c8, an 18 |
| b4, c4, an14 15 |  | 26 | f7, e7, an27 |
| a4, g4, d4 16 |  | 25 | a7, g7, d7 |
| f4, e4, an24 17 |  | 24 | b7, c7, an17 |
| b5, c5, an15 18 |  | 23 | f6, e6, an26 |
| a5, g5, d5 19 |  | 22 | a6, g6, d6 |
| f5, e5, an25 20 |  | 21 | b6, c6, an 16 |

ICM7232CR
(PDIP)
TOP VIEW


## Functional Block Diagrams

ICM7231


NOTE: See Figure 13 for display segment connections.

Functional Block Diagrams (Continued)
ICM7232


NOTE: See Figures 13 and 14 for display segment connections.

## Absolute Maximum Ratings

Supply Voltage (VD $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.5V
Input Voltage (Note 1). . . . . . . . . . . . . . . . . . . . . . $\mathrm{V}_{\mathrm{SS}}-0.3 \leq \mathrm{V}_{\mathrm{IN}} \leq 6.5$
Display Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . $0.3 \leq \mathrm{V}_{\text {DISP }} \leq+0.3$

## Operating Conditions

Temperature Range

## Thermal Information

| Thermal Resistance (Typical, Note 2) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| PDIP Package $\ldots \ldots \ldots \ldots \ldots \ldots$ | 60 | N/A |
| CERDIP Package $\ldots \ldots \ldots \ldots \ldots \ldots$ | 50 | 12 |

Maximum Junction Temperature
Ceramic Package
$175^{\circ} \mathrm{C}$
Plastic Package
$150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range $\ldots . . . . . . . .-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Maximum Lead Temperature (Soldering, 10s) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. Due to the SCR structure inherent in these devices, connecting any display terminal or the display voltage terminal to a voltage outside the power supply to the chip may cause destructive device latchup. The digital inputs should never be connected to a voltage less than -0.3 V below ground, but maybe connected to voltages above $\mathrm{V}_{\mathrm{DD}}$ but not more than 6.5 V above $\mathrm{V}_{\mathrm{SS}}$.
2. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $\mathrm{V}_{+}=5 \mathrm{~V}+10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage, $\mathrm{V}_{\text {DD }}$ |  | 4.5 | >4 | 5.5 | V |
| Data Retention Supply Voltage, $\mathrm{V}_{\text {DD }}$ | Guaranteed Retention at 2V | 2 | 1.6 | - | V |
| Logic Supply Current, IDD | Current from $\mathrm{V}_{\mathrm{DD}}$ to Ground Excluding Display. $\mathrm{V}_{\text {DISP }}=2 \mathrm{~V}$ | - | 30 | 100 | $\mu \mathrm{A}$ |
| Shutdown Total Current, IS | $\mathrm{V}_{\text {DISP }}$ Pin 2 Open | - | 1 | 10 | $\mu \mathrm{A}$ |
| Display Voltage Range, $\mathrm{V}_{\text {DISP }}$ | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {DISP }} \leq \mathrm{V}_{\text {DD }}$ | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Display Voltage Setup Current, IDISP | $\mathrm{V}_{\text {DISP }}=2 \mathrm{~V}$, Current from $\mathrm{V}_{\text {DD }}$ to $\mathrm{V}_{\text {DISP }}$ On-Chip | - | 15 | 30 | $\mu \mathrm{A}$ |
| Display Voltage Setup Resistor Value, R RISP | One of Three Identical Resistors in String | 40 | 75 | - | $\mathrm{k} \Omega$ |
| DC Component of Display Signals | (Sample Test Only) | - | 1/4 | 1 | \%( $\left.\mathrm{V}_{\text {DD }}-\mathrm{V}_{\text {DISP }}\right)$ |
| Display Frame Rate, f ${ }_{\text {DISP }}$ | See Figure 5 | 60 | 90 | 120 | Hz |
| Input Low Level, $\mathrm{V}_{\text {IL }}$ | ICM7231, Pins 30-35, 37-39,1 | - | - | 0.8 | V |
| Input High Level, $\mathrm{V}_{\mathrm{IH}}$ | ICM7232, Pins 1, 38, 39 (Note 2) | 2.0 | - | - | V |
| Input Leakage, IILK |  | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ |  | - | 5 | - | pF |
| Output Low Level, $\mathrm{V}_{\mathrm{OL}}$ | Pin 37, ICM7232, $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | - | - | 0.4 | V |
| Output High Level, $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-500 \mu \mathrm{~A}$ | 4.1 | - | - | V |
| Operating Temperature Range, $\mathrm{T}_{\text {OP }}$ | Industrial Range | -25 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

AC Specifications $V_{D D}=5 \mathrm{~V}+10 \% \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V},-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PARALLEL INPUT (ICM7231) See Figure 1 |  |  |  |  |  |
| Chip Select Pulse Width, t CS | (Note 1) | 500 | 350 | - | ns |
| Address/Data Setup Time, tDS | (Note 1) | 200 | - | - | ns |
| Address/Data Hold Time, tDH | (Note 1) | 0 | -20 | - | ns |
| Inter-Chip Select Time, tics | (Note 1) | 3 | - | - | $\mu \mathrm{s}$ |
| SERIAL INPUT (ICM7232) See Figures 2, 3 |  |  |  |  |  |
| Data Clock Low Time, t CL | (Note 1) | 350 | - | - | ns |
| Data Clock High Time, $\mathrm{t}_{\text {CL }}$ | (Note 1) | 350 | - | - | ns |
| Data Setup Time, $\mathrm{t}_{\mathrm{DS}}$ | (Note 1) | 200 | - | - | ns |
| Data Hold Time, ${ }_{\text {DH }}$ | (Note 1) | 0 | -20 | - | ns |
| Write Pulse Width, twp | (Note 1) | 500 | 350 | - | ns |
| Write Pulse to Clock at Initialization, tWLL | (Note 1) | 1.5 | - | - | $\mu \mathrm{s}$ |
| Data Accepted Low Output Delay, todL | (Note 1) | - | 200 | 400 | ns |
| Data Accepted High Output Delay, todH | (Note 1) | - | 1.5 | 3 | $\mu \mathrm{s}$ |
| Write Delay After Last Clock, tcws | (Note 1) | 350 | - | - | ns |

ICM7231, ICM7232
Table of Features

| TYPE NUMBER | OUTPUT CODE | ANNUNCIATOR LOCATIONS | INPUT | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| ICM7231BF | Code B | Both Annunciators on BP3 | Parallel Entry, 4-bit Data, 2-bit Annunciators, 3-bit Address | 8 Digits plus 16 Annunciators |
| ICM7232AF | Hexadecimal | Both Annunciators on BP3 | Serial Entry, 4-bit Data, 2-bit Annunciators, 4-bit Address | 10 Digits plus 20 Annunciators |
| ICM7232BF | Code B |  |  |  |
| ICM7232CR | Code B | 1 Annunciator BP1 <br> 1 Annunciator BP3 |  |  |

## Terminal Definitions

| TERMINAL | PIN NO. | DESCRIPTION |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| ICM7231 PARALLEL INPUT NUMERIC DISPLAY |  |  |  |  |
| AN1 | 30 | Annunciator 1 Control Bit Annunciator 2 Control Bit | $\begin{aligned} & \text { High = ON } \\ & \text { Low = OFF } \end{aligned}$ | See Table 3 |
| AN2 | 31 |  |  |  |
| BD0 | 32 | $\left.\begin{array}{l}\text { Least Significant } \\ \\ \text { Most Significant }\end{array}\right\}$4-bit Binary <br> Data Inputs | Input <br> Data <br> (See Table 1) | $\begin{aligned} & \text { HIGH = Logical One (1) } \\ & \text { LOW = Logical Zero (0) } \end{aligned}$ |
| BD1 | 33 |  |  |  |
| BD2 | 34 |  |  |  |
| BD3 | 35 |  |  |  |
| A0 | 37 | $\left.\begin{array}{ll}\text { Least Significant } \\ \text { Most Significant }\end{array}\right\}$3-bit Digit <br> Address Inputs | Input <br> Address <br> (See Table 2) |  |
| A1 | 38 |  |  |  |
| A2 | 39 |  |  |  |
| $\overline{\mathrm{CS}}$ | 1 | Data Input Strobe/Chip Select (Note 2) | Trailing (Positiva decoded and | dge latches data, causes data input to be ddressed digit |

ICM7232 SERIAL DATA AND ADDRESS INPUT

| Data Input | 38 | Data+ Address Shift Register Input | HIGH = Logical One (1) <br> LOW = Logical Zero (O) |
| :--- | :---: | :--- | :--- |
| WRITE Input | 39 | Decode, Output, and Reset Strobe | When DATA ACCEPTED Output is LOW, positive going edge of WRITE <br> causes data in shift register to be decoded and sent to addressed digit, <br> then shift register and control logic to be reset. When DTATA ACCEPTED <br> Output is HIGH, positive going edge of WRITE triggers reset only. |
| Data Clock <br> Input | 1 | Data Shift Register and Control Logic <br> Clock | Positive going edge advances data in shift register. ICM7232: Elev- <br> enth edge resets shift register and control logic. |
| DATA <br> ACCEPTED <br> Output | 37 | Handshake Output | Output LOW when correct number of bits entered into shift register. |

ALL DEVICES

| Display <br> Voltage <br> $V_{\text {DISP }}$ | 2 | Negative end of on-chip resistor string <br> used to generate intermediate voltage <br> levels for display. Shutdown Input. | Display voltage control. When open (or less than 1V from $\mathrm{V}_{\mathrm{DD}}$ ) chip <br> is shutdown; oscillator stops, all display pins to $\mathrm{V}_{\mathrm{DD}}$. |
| :--- | :---: | :--- | :--- |
| Common <br> Line Driver <br> Outputs | $3,4,5$ |  | Drive display commons, or rows |
| Segment <br> Line Driver <br> Outputs | $6-29$ <br> $6-35$ | (On ICM7231) <br> (On ICM7232) | Drive display segments, or columns. |
| $\mathrm{V}_{\mathrm{DD}}$ | 40 | Chip Positive Supply |  |
| $\mathrm{V}_{\text {SS }}$ | 36 | Chip Negative Supply |  |

NOTES:

1. For Design reference only, not $100 \%$ tested.
2. $\overline{\mathrm{CS}}$ has a special "mid-level" sense circuit that establishes a test mode if it is held near 3 V for several ms. Inadvertent triggering of this mode can be avoided by pulling it high when inactive, or ensuring frequent activity.

Timing Diagrams


FIGURE 1. ICM7231 INPUT TIMING DIAGRAM


FIGURE 2. ICM7232 ONE DIGIT INPUT TIMING DIAGRAM, WRITING BOTH ANNUNCIATORS

## Timing Diagrams

| AN1 <br> ENTER <br> FIRST | AN2 | BD0 | BD1 | BD2 | BD3 | A0 | A1 | A2 | A3 <br> ENTER <br> LAST |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

ICM7232 WRITE ORDER


FIGURE 3. ICM7232 INPUT TIMING DIAGRAM, LEAVING BOTH ANNUNCIATORS OFF

## ICM7231 Family Description

The ICM7231 drives displays with 8 seven-segment digits with two independent annunciators per digit, accepting six data bits and three digit address bits from parallel inputs controlled by a chip select input. The data bits are subdivided into four binary code bits and two annunciator control bits.
The ICM7232 drives 10 seven-segment digits with two independent annunciators per digit. To write into the display, six bits of data and four bits of digit address are clocked serially into a shift register, then decoded and written to the display.

Input levels are TTL compatible, and the DATA ACCEPTED output on the serial input devices will drive one LSTTL load. The intermediate voltage levels necessary to drive the display properly are generated by an on-chip resistor string, and the output of a totally self-contained on-chip oscillator is used to generate all display timing. All devices in this family have been fabricated using Intersil' MAXCMOS® process and all inputs are protected against static discharge.
Triplexed ( $1 / 3$ Multiplexed) Liquid Crystal Displays
Figure 4 shows the connection diagram for a typical 7 -segment display with two annunciators such as would be used with an ICM7231 or ICM7232 numeric display driver. Figure 5 shows the voltage waveforms of the common lines
and one segment line, chosen for this example to be the "a, g , d " segment line. This line intersects with BP1 to form the "a" segment, BP2 to form the "g" segment and BP3 to form the "d" segment. Figure 5 also shows the waveform of the "a, $\mathrm{g}, \mathrm{d}$ " segment line for four different ON/OFF combinations of the "a", " g " and "d" segments. Each intersection (segment or annunciator) acts as a capacitance from segment line to common line, shown schematically in Figure 6. Figure 7 shows the voltage across the " $g$ " segment for the same four combinations of ON/OFF segments used in Figure 5.


FIGURE 4. CONNECTION DIAGRAMS FOR TYPICAL 7-SEGMENT DISPLAYS


NOTES:

1. $\phi 1, \phi 2, \phi 3,-B P$ High with Respect to Segment.
2. $\phi 1^{\prime}, \phi 2^{\prime}, \phi 3^{\prime},-B P$ Low with Respect to Segment.
3. BP1 Active during $\phi 1$, and $\phi 1^{\prime}$.
4. BP2 Active during $\phi 2$, and $\phi 2^{\prime}$.
5. BP3 Active during $\phi 3$, and $\phi 3^{\prime}$.

FIGURE 5. DISPLAY VOLTAGE WAVEFORMS

The degree of polarization of the liquid crystal material and thus the contrast of any intersection depends on the RMS voltage across the intersection capacitance. Note from Figure 7 that the RMS OFF voltage is always $\mathrm{V}_{\mathrm{P}} / 3$ and that the RMS ON voltage is always $1.92 \mathrm{~V}_{\text {PEAK }} / 3$.
For a $\frac{1}{3}$ multiplexed LCD, the ratio of RMS ON to OFF voltages is fixed at 1.92 , achieving adequate display contrast with this ratio of applied RMS voltage makes some demands on the liquid crystal material used.


FIGURE 6. DISPLAY SCHEMATIC


$$
\mathrm{V}_{\mathrm{RMS}}=\frac{\sqrt{11}}{\sqrt{3}} \times \frac{\mathrm{VP}}{3}=\mathrm{V}_{\mathrm{RMS}} \mathrm{ON}
$$



Voltage Contrast Ratio $=\frac{\mathrm{V}_{\mathrm{RMS}} \mathrm{ON}}{\mathrm{V}_{\mathrm{RMS}} \mathrm{OFF}}=\frac{\sqrt{11}}{\sqrt{3}}=1.92$
NOTES:

1. $\phi 1, \phi 2, \phi 3,-B P$ High with Respect to Segment.
2. $\phi 1^{\prime}, \phi 2^{\prime}, \phi 3^{\prime}$, - BP Low with Respect to Segment.
3. BP1 Active during $\phi 1$, and $\phi 1^{\prime}$.
4. BP2 Active during $\phi 2$, and $\phi 2^{\prime}$.
5. BP3 Active during $\phi 3$, and $\phi 3^{\prime}$.

FIGURE 7. VOLTAGE WAVEFORMS ON SEGMENT $g\left(V_{G}\right)$

Figure 8 shows the curve of contrast versus applied RMS voltage for a liquid crystal material tailored for $\mathrm{V}_{\text {PEAK }}=3.1 \mathrm{~V}$, a typical value for $1 / 3$ multiplexed displays in calculators. Note that the RMS OFF voltage $\mathrm{V}_{\text {PEAK }} / 3 \approx 1 \mathrm{~V}$ is just below the "threshold" voltage where contrast begins to increase. This places the RMS ON voltage at 2.1 V , which provides about $85 \%$ contrast when viewed straight on.



FIGURE 8. CONTRAST vs APPLIED RMS VOLTAGE
All members of the ICM7231 and ICM7232 family use an internal resistor string of three equal value resistors to generate the voltages used to drive the display. One end of the string is connected on the chip to $\mathrm{V}_{\mathrm{DD}}$ and the other end (user input) is available at pin 2 ( $\mathrm{V}_{\text {DISP }}$ ) on each chip. This allows the display voltage input ( $\mathrm{V}_{\text {DISP }}$ ) to be optimized for the particular liquid crystal material used. Remember that $\mathrm{V}_{\text {PEAK }}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {DISP }}$ and should be three times the threshold voltage of the liquid crystal material used. Also it is very important that pin 2 never be driven below $\mathrm{V}_{\mathrm{SS}}$. This can cause device latchup and destruction of the chip.

## Temperature Effects and Temperature Compensation

The performance of the LCD material is affected by temperature in two ways. The response time of the display to changes of applied RMS voltage gets longer as the display temperature drops. At very low temperatures $\left(-20^{\circ} \mathrm{C}\right)$ some displays may take several seconds to change a new character after the new information appears at the outputs. However, for most applications above $0^{\circ} \mathrm{C}$ this will not be a problem with available multiplexed LCD materials, and for low-temperature applications, high-speed liquid crystal materials are available. At high temperature, the effect to consider deals with plastic materials used to make the polarizer.
Some polarizers become soft at high temperatures and permanently lose their polarizing ability, thereby seriously degrading display contrast. Some displays also use sealing materials unsuitable for high temperature use. Thus, when
specifying displays the following must be kept in mind: liquid crystal material, polarizer, and seal materials.
A more important effect of temperature is the variation of threshold voltage. For typical liquid crystal materials suitable for multiplexing, the peak voltage has a temperature coefficient of -7 to $-14 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. This means that as temperature rises, the threshold voltage goes down. Assuming a fixed value for $V_{P}$ when the threshold voltage drops below $\mathrm{V}_{\text {PEAK }} / 3$ OFF segments begin to be visible. Figure 9 shows the temperature dependence of peak voltage for the same liquid crystal material of Figure 8.


FIGURE 9. TEMPERATURE DEPENDENCE OF LC THRESHOLD

For applications where the display temperature does not vary widely, $V_{\text {PEAK }}$ may be set at a fixed voltage chosen to make the RMS OFF voltage, $\mathrm{V}_{\text {PEAK }} / 3$, just below the threshold voltage at the highest temperature expected. This will prevent OFF segments turning ON at high temperature (this at the cost of reduced contrast for ON segments at low temperatures).
For applications where the display temperature may vary to wider extremes, the display voltage $\mathrm{V}_{\text {DISP }}$ (and thus $\mathrm{V}_{\text {PEAK }}$ ) may require temperature compensation to maintain sufficient contrast without OFF segments becoming visible.

## Display Voltage and Temperature Compensation

These circuits allow control of the display peak voltage by bringing the bottom of the voltage divider resistor string out at pin 2. The simplest means for generating a display voltage suitable to a particular display is to connect a potentiometer from pin 2 to $\mathrm{V}_{S S}$ as shown in Figure 10. A potentiometer with a maximum value of $200 \mathrm{k} \Omega$ should give sufficient range of adjustment to suit most displays. This method for generating display voltage should be used only in applications where the temperature of the chip and display won't vary more than $\pm 5^{\circ} \mathrm{C}\left( \pm 9^{\circ} \mathrm{F}\right)$, as the resistors on the chip have a positive temperature coefficient, which will tend to increase the display peak voltage with an increase in temperature. The display voltage also depends on the power supply voltage, leading to tighter tolerances for wider temperature ranges.


## FIGURE 10. SIMPLE DISPLAY VOLTAGE ADJUSTMENT

Figure 11A shows another method of setting up a display voltage using five silicon diodes in series. These diodes, 1N914 or equivalent, will each have a forward drop of approximately 0.65 V , with approximately $20 \mu \mathrm{~A}$ flowing through them at room temperature. Thus, 5 diodes will give 3.25 V , suitable for a 3 V display using the material properties shown in Figures 4 and 5. For higher voltage displays, more diodes may be added. This circuit provides reasonable temperature compensation, as each diode has a negative temperature coefficient of $-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$; five in series gives $-10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$, not far from optimum for the material described.

The disadvantage of the diodes in series is that only integral multiples of the diode voltage can be achieved. The diode voltage multiplier circuit shown in Figure 11B allows finetuning the display voltage by means of the potentiometer; it likewise provides temperature compensation since the temperature coefficient of the transistor base-emitter junction (about $-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ ) is also multipled. The transistor should have a beta of at least 100 with a collector current of $10 \mu \mathrm{~A}$. The inexpensive 2N2222 shown in the figure is a suitable device.


FIGURE 11A. STRING OF DIODES


FIGURE 11B. TRANSISTOR-MULTIPLIER
FIGURE 11. DIODE-BASED TEMPERATURE COMPENSATION

For battery operation, where the display voltage is generally the same as the battery voltage (usually 3-4.5V), the chip may be operated at the display voltage, with $\mathrm{V}_{\text {DISP }}$ connected to $\mathrm{V}_{\mathrm{SS}}$. The inputs of the chip are designed such that they may be driven above $\mathrm{V}_{\mathrm{DD}}$ without damaging the chip. This allows, for example, the chip and display to operate at a regulated 3 V , and a microprocessor driving its inputs to operate with a less well controlled 5 V supply. (The inputs should not be driven more than 6.5 V above GND under any circumstances.) This also allows temperature compensation with the ICL7663S, as shown in Figure 12. This circuit allows independent adjustment of both voltage and temperature compensation.


FIGURE 12. FLEXIBLE TEMPERATURE COMPENSATION

## Description Of Operation

## Parallel Input Of Data And Address (ICM7231)

The parallel input structure of the ICM7231 device is organized to allow simple, direct interfacing to all microprocessors, (see the Functional Block Diagram). In the ICM7231, address and data bits are written into the input latches on the rising edge of the Chip Select input.

The rising edge of the Chip Select also triggers an on-chip pulse which enables the address decoder and latches the decoded data into the addressed digit/character outputs. The timing requirements for the parallel input device are shown in Figure 1, with the values for setup, hold, and pulse width times shown in the AC Specifications section. Note that there is a minimum time between Chip Select pulses; this is to allow sufficient time for the on-chip enable pulse to decay, and ensures that new data doesn't appear at the decoder inputs before the decoded data is written to the outputs.

## Serial Input Of Data And Address (ICM7232)

The ICM3232 trades six pins used as data inputs on the ICM7231 for six more segment lines, allowing two more 9 -segment digits. This is done at the cost of ease in interfacing, and requires that data and address information be entered serially. Refer to Functional Block Diagram and timing diagrams, Figures 2 and 3. The interface consists of four pins: DATA Input, DATA CLOCK Input, WRITE Input and DATA ACCEPTED Output. The data present at the DATA Input is clocked into a shift register on the rising edge of the

DATA CLOCK Input signal, and when the correct number of bits has been shifted into the shift register (8 in the ICM7232), the DATA ACCEPTED Output goes low. Following this, a low-going pulse at the WRITE input will trigger the chip to decode the data and store it in the output latches of the addressed digit/character. After the data is latched at the outputs, the shift register and the control logic are reset, returning the DATA ACCEPTED Output high. After this occurs, a pulse at the WRITE input will not change the outputs, but will reset the control logic and shift register, assuring that each data bit will be entered into the correct position in the shift register depending on subsequent DATA CLOCK inputs.
The shift register and control logic will also be reset if too many DATA CLOCK INPUT edges are received; this prevents incorrect data from being decoded. In the ICM7232, the eleventh clock resets the shift register and control logic.
The recommended procedure for entering data is shown in the serial input timing diagram, Figure 2. First, when DATA ACCEPTED is high, send a WRITE pulse. This resets the shift register and control logic and initializes the chip for the data input sequence. Next clock in the appropriate number of correct data and address bits. The DATA ACCEPTED Output may be monitored if desired, to determine when the chip is ready to output the decoded data. When the correct number of bits has been entered, and the DATA ACCEPTED Output is low, a pulse at WRITE will cause the data to be decoded and stored in the latches of the addressed digit/character. The shift register and control logic are reset, causing DATA ACCEPTED to return high, and leaving the chip ready to accept data for the next digit/character.
Note that for the ICM7232 the eleventh clock resets the shift register and control logic, but the DATA ACCEPTED Output goes low after the eighth clock. This allows the user to abbreviate the data to eight bits, which will write the correct character to the 7 -segment display, but will leave the annunciators off, as shown in Figure 3.
If only AN2 is to be turned on, nine bits are clocked in; if AN1 is to be turned on, all ten bits are used.
The DATA ACCEPTED Output will drive one low-power Schottky TTL input, and has equal current drive capability pulling high or low.
Note that in the serial Input devices, it is possible to address digits/characters which don't exist. As shown in Table 2 when an incorrect address is applied together with a WRITE pulse, none of the outputs will be changed.

## Display Fonts and Output Codes

The standard versions of the ICM7231 and ICM7232 chips are programmed to drive a 7 -segment display plus two annunciators per digit. See Table 3 for annunciator input controls.
The "A" and "B" suffix chips place both annunciators on BP3. The display connections for one digit of this display are shown in Figure 13. The " $A$ " devices decode the input data into a hexadecimal 7 -segment output, while the " $B$ " devices supply Code B outputs (see Table 1).
The "C" devices place the left hand annunciator on BP1 and the right hand annunciator (usually a decimal point) on BP3. (See Figure 14). The "C" devices provide only a "Code B" output for the 7 segments.

TABLE 1. BINARY DATA DECODING ICM7231 AND ICM7232

| CODE INPUT |  |  |  | DISPLAY OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BD3 | BD2 | BD1 | BD0 | HEX | CODE B |
| 0 | 0 | 0 | 0 |  |  |
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 |  |  |
| 0 | 0 | 1 | 1 |  |  |
| 0 | 1 | 0 | 0 |  |  |
| 0 | 1 | 0 | 1 |  |  |
| 0 | 1 | 1 | 0 |  |  |
| 0 | 1 | 1 | 1 |  |  |
| 1 | 0 | 0 | 0 |  |  |
| 1 | 0 | 0 | 1 |  | $\square$ |
| 1 | 0 | 1 | 0 | $5$ | - |
| 1 | 0 | 1 | 1 |  | 5 |
| 1 | 1 | 0 | 0 |  | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 |  | $5$ |
| 1 | 1 | 1 | 1 | $F$ | BLANK |

TABLE 2. ADDRESS DECODING (ICM7231 AND ICM7232)

| CODE INPUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ICM7232 <br> ONLY <br> A3 | A2 | A1 | A0 | DIGIT <br> OUTPUT |
| 0 | 0 | 0 | 0 | D1 |
| 0 | 0 | 0 | 1 | D2 |
| 0 | 0 | 1 | 0 | D3 |
| 0 | 0 | 1 | 1 | D4 |
| 0 | 1 | 0 | 0 | D5 |
| 0 | 1 | 0 | 1 | D6 |
| 0 | 1 | 1 | 0 | D7 |
| 0 | 1 | 1 | 1 | D8 |
| 1 | 0 | 0 | 0 | D9 |
| 1 | 0 | 0 | 1 | D10 |
| 1 | 0 | 1 | 0 | NONE |
| 1 | 0 | 1 | 1 | NONE |
| 1 | 1 | 0 | 0 | NONE |
| 1 | 1 | 0 | 1 | NONE |
| 1 | 1 | 1 | 0 | NONE |
| 1 | 1 | 1 | 1 | NONE |

TABLE 3. ANNUNCIATOR DECODING

| CODE <br> INPUT |  | DISPLAY OUTPUT |  |
| :---: | :---: | :---: | :---: |

SEGMENT LINES


SEGMENT LINE CONNECTIONS


FIGURE 13. ICM7231 AND ICM7232 DISPLAY FONTS ("A" AND "B" SUFFIX VERSIONS


NOTE:

1. Annunciators can be: STOP, GO
 $\uparrow$-arrows that point to information printed around the display opening etc., whatever the designer display opening etc., whatever the designer chooses to incorporate in the liquid crystal display.
FIGURE 14. ICM7231 DISPLAY FONTS ("C" SUFFIX VERSIONS)

## Compatible Displays

Compatible displays are manufactured by: G.E. Displays Inc., Beechwood, Ohio (216) 831-8100 (\#356E3R99HJ)

Epson America Inc., Torrance CA
(Model Numbers LDB726/7/8).
Seiko Instruments USA Inc., Torrance CA
(Custom Displays)
Crystaloid, Hudson, OH

## Typical Applications



NOTE: The annunciators show function and the decimal points indicate the range of the current operation. the system can be efficiently battery operated.

FIGURE 15. 10MHz FREQUENCY/PERIOD POINTER WITH LCD DISPLAY

Typical Applications (Continued)


FIGURE 16. "FORWARD" PIN ORIENTATION AND DISPLAY CONNECTIONS


FIGURE 17. "REVERSE" PIN ORIENTATION AND DISPLAY CONNECTIONS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

## For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## Sales Office Headquarters

NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (407) 724-7000
FAX: (407) 724-7240

EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

