## HGTG20N60B3D



#### Data Sheet

## January 2000 File Number 3739.6

# 40A, 600V, UFS Series N-Channel IGBT with Anti-Parallel Hyperfast Diode

The HGTG20N60B3D is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The diode used in anti-parallel with the IGBT is the RHRP3060.

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential.


Formerly developmental type TA49016.

## Ordering Information

PART NUMBER	PACKAGE	BRAND		
HGTG20N60B3D	TO-247	G20N60B3D		

NOTE: When ordering, use the entire part number.

## Symbol




### Features

- 40A, 600V at  $T_C = 25^{\circ}C$
- Typical Fall Time......140ns at 150<sup>o</sup>C
- Short Circuit Rated
- Low Conduction Loss
- Hyperfast Anti-Parallel Diode

## Packaging

#### JEDEC STYLE TO-247



#### INTERSIL CORPORATION IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,587,713
4,598,461	4,605,948	4,620,211	4,631,564	4,639,754	4,639,762	4,641,162	4,644,637
4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	4,794,432	4,801,986
4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	4,860,080	4,883,767
4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951	4,969,027	

#### Absolute Maximum Ratings $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	HGTG20N60B3D	UNITS
Collector to Emitter VoltageBV <sub>CES</sub>	600	V
Collector to Gate Voltage, $R_{GE} = 1M\Omega$ $BV_{CGR}$	600	V
Collector Current Continuous	40	А
At $T_{C} = 110^{\circ}C$ $I_{C110}$	20	А
Average Diode Forward Current at 110 <sup>0</sup> C	20	А
Collector Current Pulsed (Note 1) I <sub>CM</sub>	160	А
Gate to Emitter Voltage ContinuousV <sub>GES</sub>	±20	V
Gate to Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area at $T_C = 150^{\circ}C$ SSOA	30A at 600V	
Power Dissipation Total at $T_C = 25^{\circ}C$ $P_D$	165	W
Power Dissipation Derating T <sub>C</sub> > 25 <sup>o</sup> C	1.32	W/ <sup>o</sup> C
Operating and Storage Junction Temperature Range $\ldots$	-40 to 150	°C
Maximum Lead Temperature for Soldering TL	260	°C
Short Circuit Withstand Time (Note 2) at V <sub>GE</sub> = 15Vt <sub>SC</sub>	4	μs
Short Circuit Withstand Time (Note 2) at $V_{GE}$ = 10Vt <sub>SC</sub>	10	μs

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2.  $V_{CE} = 360V$ ,  $T_{C} = 125^{o}C$ ,  $R_{G} = 25\Omega$ .

## **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Collector to Emitter Breakdown Voltage	BV <sub>CES</sub>	$I_{C} = 250 \mu A, V_{GE} = 0 V$		600	-	-	V
Collector to Emitter Leakage Current	ICES	V <sub>CE</sub> = BV <sub>CES</sub>	$T_{\rm C} = 25^{\rm O}{\rm C}$	-	-	250	μΑ
			$T_{\rm C} = 150^{\rm O}{\rm C}$	-	-	2.0	mA
Collector to Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>C</sub> = I <sub>C110</sub> , V <sub>GE</sub> = 15V	$T_{\rm C} = 25^{\rm O}{\rm C}$	-	1.8	2.0	V
			$T_{C} = 150^{O}C$	-	2.1	2.5	V
Gate to Emitter Threshold Voltage	V <sub>GE(TH)</sub>	$I_{C} = 250 \mu A, V_{CE} = V_{GE}$		3.0	5.0	6.0	V
Gate to Emitter Leakage Current	IGES	$V_{GE} = \pm 20V$		-	-	±100	nA
Switching SOA	SSOA	$T_{C} = 150^{0}C$ $V_{GE} = 15V,$ $R_{G} = 10\Omega,$ $L = 45\mu H$	V <sub>CE</sub> = 480V	100	-	-	A
			V <sub>CE</sub> = 600V	30	-	-	A
Gate to Emitter Plateau Voltage	V <sub>GEP</sub>	I <sub>C</sub> = I <sub>C110</sub> , V <sub>CE</sub> = 0.5 BV <sub>CES</sub>		-	8.0	-	V
On-State Gate Charge	Q <sub>G(ON)</sub>	$I_{\rm C} = I_{\rm C110},$	V <sub>GE</sub> = 15V	-	80	105	nC
		$V_{CE} = 0.5 \text{ BV}_{CES}$	$V_{GE} = 20V$	-	105	135	nC
Current Turn-On Delay Time	<sup>t</sup> d(ON)I	$T_{C} = 150^{\circ}C,$ $I_{CE} = I_{C110}$ $V_{CE} = 0.8 \text{ BV}_{CES},$ $V_{GE} = 15V$ $R_{G} = 10\Omega,$ $L = 100\mu\text{H}$		-	25	-	ns
Current Rise Time	t <sub>rl</sub>			-	20	-	ns
Current Turn-Off Delay Time	<sup>t</sup> d(OFF)I			-	220	275	ns
Current Fall Time	t <sub>fl</sub>			-	140	175	ns
Turn-On Energy	E <sub>ON</sub>			-	475	-	μJ
Turn-Off Energy (Note 3)	E <sub>OFF</sub>			-	1050	-	μJ
Diode Forward Voltage	V <sub>EC</sub>	I <sub>EC</sub> = 20A		-	1.5	1.9	V
Diode Reverse Recovery Time	t <sub>rr</sub>	I <sub>EC</sub> = 20A, dI <sub>EC</sub> /dt = 100A/μs		-	-	55	ns
		$I_{EC} = 1A$ , $dI_{EC}/dt = 100A/\mu s$		-	-	45	ns
Thermal Resistance	$R_{\theta JC}$	IGBT		-	-	0.76	°C/W
		Diode		-	-	1.2	°C/W

NOTE:

 Turn-Off Energy Loss (E<sub>OFF</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A) The HGTG20N60B3D was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss. Turn-On losses include diode losses.

## **Typical Performance Curves**






FIGURE 1. TRANSFER CHARACTERISTICS












FIGURE 2. SATURATION CHARACTERISTICS




FIGURE 4. COLLECTOR TO EMITTER ON-STATE VOLTAGE






FIGURE 6. GATE CHARGE WAVEFORMS

## Typical Performance Curves (Continued)












FIGURE 11. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT

4






FIGURE 8. TURN-OFF DELAY TIME vs COLLECTOR TO EMITTER CURRENT



















FIGURE 15. IGBT NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE









## Test Circuit and Waveform




FIGURE 18. INDUCTIVE SWITCHING TEST CIRCUIT

## Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and discharge procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate opencircuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- Gate Protection These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.




FIGURE 19. SWITCHING TEST WAVEFORMS

## **Operating Frequency Information**

Operating frequency information for a typical device (Figure 13) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 4, 7, 8, 11 and 12. The operating frequency plot (Figure 13) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1} \mbox{ is defined by } f_{MAX1} = 0.05/(t_{d(OFF)I} t_{d(ON)I}).$  Deadtime (the denominator) has been arbitrarily held to 10% of the on- state time for a 50% duty factor. Other definitions are possible.  $t_{d(OFF)I}$  and  $t_{d(ON)I}$  are defined in Figure 19.

Device turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{JM}$ .  $t_{d(OFF)I}$  is important when controlling output ripple under a lightly loaded condition.

$$\begin{split} f_{MAX2} & \text{is defined by } f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON}). \text{ The} \\ \text{allowable dissipation } (P_D) \text{ is defined by } P_D = (T_{JM} - T_C)/R_{\theta JC}. \\ \text{The sum of device switching and conduction losses must} \\ \text{not exceed } P_D. \text{ A 50\% duty factor was used (Figure 13)} \\ \text{and the conduction losses } (P_C) \text{ are approximated by} \\ P_C = (V_{CE} \times I_{CE})/2. \end{split}$$

 $E_{ON}$  and  $E_{OFF}$  are defined in the switching waveforms shown in Figure 19.  $E_{ON}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-on and  $E_{OFF}$  is the integral of the instantaneous power loss during turn-off. All tail losses are included in the calculation for  $E_{OFF}$ ; i.e. the collector current equals zero ( $I_{CF} = 0$ ).

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

