

**PRELIMINARY** 

Data Sheet

March 1999

File Number

4585

## Advanced PWM and Dual Linear Power Control


The HIP6017B provides the power control and protection for three output voltages in high-performance microprocessor and computer applications. The IC integrates a PWM controller, a linear regulator and a linear controller as well as the monitoring and protection functions into a single 28 lead SOIC package. The PWM controller regulates the microprocessor core voltage with a synchronous-rectified buck converter. The linear controller regulates power for the GTL bus and the linear regulator provides power for the clock driver circuits.

The HIP6017B includes an Intel-compatible, TTL 5-input digital-to-analog converter (DAC) that adjusts the core PWM output voltage from 2.1VDC to 3.5VDC in 0.1V increments and from 1.3VDC to 2.05VDC in 0.05V steps. The precision reference and voltage-mode control provide ±1% static regulation. The linear regulator uses an internal pass device to provide 2.5V ±2.5%. The linear controller drives an external N-Channel MOSFET to provide 1.5V ±2.5%.

The HIP6017B monitors all the output voltages. A single Power Good signal is issued when the core is within 10% of the DAC setting and the other levels are above their undervoltage levels. Additional built-in over-voltage protection for the core output uses the lower MOSFET to prevent output voltages above 115% of the DAC setting. The PWM overcurrent function monitors the output current by using the voltage drop across the upper MOSFET's r<sub>DS(ON)</sub>, eliminating the need for a current sensing resistor.

## **Pinout**

#### HIP6017B (SOIC) TOP VIEW



#### Features

- · Provides 3 Regulated Voltages
  - Microprocessor Core, Clock and GTL Power
- · Linear Controller Drives Either N-Channel MOSFETs or **Bipolar Transistors**
- Operates from +3.3V, +5V and +12V Inputs
- Simple Single-Loop PWM Control Design
  - Voltage-Mode Control
- · Fast Transient Response
  - High-Bandwidth Error Amplifier
  - Full 0% to 100% Duty Ratios
- · Excellent Output Voltage Regulation
  - Core PWM Output: ±1% Over Temperature
  - Other Outputs: ±2.5% Over Temperature
- TTL-Compatible 5-Bit Digital-to-Analog Core Output Voltage Selection
  - Wide Range 1.3V<sub>DC</sub> to 3.5V<sub>DC</sub>
  - 0.1V Steps from 2.1V<sub>DC</sub> to 3.5V<sub>DC</sub>
- 0.05V Steps from 1.3V<sub>DC</sub> to 2.05V<sub>DC</sub>
- · Power-Good Output Voltage Monitor
- · Microprocessor Core Voltage Protection Against Shorted **MOSFET**
- Over-Voltage and Over-Current Fault Monitors
  - Does Not Require Extra Current Sensing Element, Uses MOSFET's r<sub>DS(ON)</sub>
- Small Converter Size
  - Constant Frequency Operation
  - 200kHz Free-Running Oscillator; Programmable from 50kHz to over 1MHz

## **Applications**

- · Full Motherboard Power Regulation for Computers
- Low-Voltage Distributed Power Supplies

## Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HIP6017BCB	0 to 70	28 Ld SOIC	M28.3

 $\sim$ 

FIGURE 1.

# Simplified Power System Diagram




FIGURE 2.

# **Typical Application**




FIGURE 3.

## HIP6017B

## **Absolute Maximum Ratings**

Supply Voltage, V <sub>CC</sub>	+15V
PGOOD, RT, FAULT, and GATE Voltage GND -	$0.3V$ to $V_{CC} + 0.3V$
Input, Output or I/O Voltage	GND -0.3V to 7V

## **Operating Conditions**

Supply Voltage, V <sub>CC</sub>	+12V ±10%
Ambient Temperature Range	0°C to 70°C
Junction Temperature Range	0°C to 125°C

## **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> (°C/W)
SOIC Package	70
Maximum Junction Temperature (Plastic Package)	150 <sup>o</sup> C
Maximum Storage Temperature Range6	5°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

# **Electrical Specifications** Recommended Operating Conditions, Unless Otherwise Noted. Refer to Figures 1, 2 and 3

Refer to Figures 1, 2 and 3								
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS		
VCC SUPPLY CURRENT	•							
Nominal Supply	Icc	UGATE1, DRIVE3, LGATE1, and VOUT4 Open	-	10	-	mA		
POWER-ON RESET	-							
Rising VCC Threshold		V <sub>OCSET</sub> = 4.5V	8.6	-	10.4	V		
Falling VCC Threshold		V <sub>OCSET</sub> = 4.5V	8.2	-	10.2	V		
Rising VIN2 Under-Voltage Threshold			2.45	2.55	2.65	V		
VIN2 Under-Voltage Hysteresis			-	500	-	mV		
Rising V <sub>OCSET1</sub> Threshold			-	1.25	-	V		
OSCILLATOR	-							
Free Running Frequency		RT = OPEN	185	200	215	kHz		
Total Variation		$6$ k $\Omega$ < RT to GND < 200k $\Omega$	-15	-	+15	%		
Ramp Amplitude	ΔV <sub>OSC</sub>	RT = Open	-	1.9	-	V <sub>P-P</sub>		
REFERENCE AND DAC	-			'	'			
DAC(VID0-VID4) Input Low Voltage			-	-	0.8	V		
DAC(VID0-VID4) Input High Voltage			2.0	-	-	V		
DACOUT Voltage Accuracy			-1.0	-	+1.0	%		
Reference Voltage (Pin FB2 and FB3)			1.240	1.265	1.290	V		
LINEAR REGULATOR								
Regulation		10mA < I <sub>VOUT2</sub> < 150mA	-2.5	-	+2.5	%		
Under-Voltage Level	FB2 <sub>UV</sub>	FB2 Rising	-	75	87	%		
Under-Voltage Hysteresis			-	6	-	%		
Over-Current Protection			180	230	-	mA		
Over-Current Protection During Start-Up			560	700	-	mA		
LINEAR CONTROLLER			'					
Regulation		VSEN3 = DRIVE3, 0 < I <sub>DRIVE3</sub> < 20mA	-2.5	-	+2.5	%		
Under-Voltage Level	FB3 <sub>UV</sub>	FB3 Rising	-	75	87	%		
Under-Voltage Hysteresis			-	6	-	%		
Output Drive Current	I <sub>DRIVE3</sub>	VIN2 - V <sub>DRIVE3</sub> > 0.6V	20	40	-	mA		
	1	The state of the s	1					

<sup>1.</sup>  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

# **Electrical Specifications** Recommended Operating Conditions, Unless Otherwise Noted. Refer to Figures 1, 2 and 3 **(Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS		
PWM CONTROLLER ERROR AMPLIFIER								
DC Gain			-	88	-	dB		
Gain-Bandwidth Product	GBWP		-	15	-	MHz		
Slew Rate	SR	COMP = 10pF	-	6	-	V/µs		
PWM CONTROLLER GATE DRIVER								
Upper Drive Source	I <sub>UGATE</sub>	VCC = 12V, V <sub>UGATE1</sub> = 6V	-	1	-	Α		
Upper Drive Sink	R <sub>UGATE</sub>	Vugate1-PHASE1 = 1V	-	1.7	3.5	Ω		
Lower Drive Source	I <sub>LGATE</sub>	VCC = 12V, V <sub>LGATE1</sub> = 1V	-	1	-	Α		
Lower Drive Sink	R <sub>LGATE</sub>	V <sub>LGATE1</sub> = 1V	-	1.4	3.0	Ω		
PROTECTION								
V <sub>OUT1</sub> Over-Voltage Trip		VSEN1 Rising	112	115	118	%		
FAULT Sourcing Current	I <sub>OVP</sub>	V <sub>FAULT/RT</sub> = 10V		14	-	mA		
OCSET1 Current Source	IOCSET	V <sub>OCSET</sub> = 4.5V <sub>DC</sub>	170	200	230	μΑ		
Soft-Start Current	I <sub>SS</sub>		-	11	-	μΑ		
Chip Shutdown Soft-Start Threshold			-	-	1.0	V		
POWER GOOD								
V <sub>OUT1</sub> Upper Threshold		VSEN1 Rising	108	-	110	%		
V <sub>OUT1</sub> Under-Voltage (Lower Threshold)		VSEN1 Rising	92	-	94	%		
V <sub>OUT1</sub> Hysteresis (VSEN1/DACOUT)		Upper/Lower Threshold	-	2	-	%		
PGOOD Voltage Low	V <sub>PGOOD</sub>	I <sub>PGOOD</sub> = -4mA	-	-	0.5	V		

## **Typical Performance Curves**




FIGURE 4. RT RESISTANCE vs FREQUENCY




FIGURE 5. BIAS SUPPLY CURRENT vs FREQUENCY

## Functional Pin Description

## **VSEN1 (Pin 22)**

This pin is connected to the PWM converter's output voltage. The PGOOD and OVP comparator circuits use this signal to report output voltage status and for over-voltage protection.

## OCSET1 (Pin 23)

Connect a resistor ( $R_{OCSET}$ ) from this pin to the drain of the respective upper MOSFET.  $R_{OCSET}$ , an internal 200 $\mu$ A current source ( $I_{OCSET}$ ), and the upper MOSFET onresistance ( $r_{DS(ON)}$ ) set the converter over-current (OC) trip point according to the following equation:

$$I_{PEAK} = \frac{I_{OCSET} \times R_{OCSET}}{r_{DS(ON)}}$$

An over-current trip cycles the soft-start function. Sustaining an over-current for 2 soft-start intervals shuts down the IC.

Additionally, OCSET1 is an output for the inverted FAULT signal ( $\overline{FAULT}$ ). If a fault condition causes FAULT to go high, OCSET1 will be simultaneously pulled to ground though an internal MOS device (typical  $r_{DS(ON)} = 100\Omega$ ).

### SS (Pin 12)

Connect a capacitor from this pin to ground. This capacitor, along with an internal  $11\mu A$  current source, sets the soft-start interval of the converter.

Pulling this pin low with an open drain signal will shutdown the IC.

#### VID0, VID1, VID2, VID3, VID4 (Pins 7, 6, 5, 4 and 3)

VIDO-4 are the input pins to the 5-bit DAC. The states of these five pins program the internal voltage reference (DACOUT). The level of DACOUT sets the core converter output voltage. It also sets the core PGOOD and OVP thresholds.

## COMP1 and FB1 (Pins 20, and 21)

COMP1 and FB1 are the available external pins of the PWM error amplifier. The FB1 pin is the inverting input of the error amplifier. Similarly, the COMP1 pin is the error amplifier output. These pins are used to compensate the voltage-control feedback loop of the PWM converter.

#### GND and GND2 (Pins 17 and 9)

Signal grounds for the IC. All voltage levels are measured with respect to these pins.

#### PGOOD (Pin 8)

PGOOD is an open collector output used to indicate the status of the PWM converter output voltages. This pin is pulled low when the core output is not within  $\pm 10\%$  of the DACOUT reference voltage and the other outputs are below their under-voltage thresholds. The PGOOD output is open for '11111' VID code. See Table 1.

#### PHASE1 (Pin 26)

Connect the PHASE pin to the PWM converter's upper MOSFET source. This pin is used to monitor the voltage drop across the upper MOSFET for over-current protection.

#### UGATE1 (Pin 27)

Connect UGATE pin to the PWM converter's upper MOSFET gate. This pin provides the gate drive for the upper MOSFET.

### PGND (Pin 24)

This is the power ground connection. Tie the synchronous PWM converter's lower MOSFET source to this pin.

## LGATE1 (Pin 25)

Connect LGATE1 to the synchronous PWM converter's lower MOSFET gate. This pin provides the gate drive for the lower MOSFET.

## VCC (Pin 28)

Provide a 12V bias supply for the IC to this pin. This pin also provides the gate charge for all the MOSFETs controlled by the IC.

### FAULT/RT (Pin 13)

This pin provides oscillator switching frequency adjustment. Placing a resistor (R<sub>T</sub>) from this pin to GND, the nominal 200kHz switching frequency is increased according to the following equation:

$$Fs \approx 200 kHz + \frac{5 \times 10^6}{R_T(k\Omega)} \qquad \mbox{($R_T$ to GND)} \label{eq:Fs}$$

Conversely, connecting a pull-up resistor (R<sub>T</sub>) from this pin to VCC reduces the switching frequency according to the following equation:

$$Fs\approx 200 kHz - \frac{4\times 10^7}{R_T(k\Omega)} \qquad \text{(R$_T$ to 12V)}$$

Nominally, this pin voltage is 1.26V, but is pulled to VCC in the event of an over-voltage or over-current condition.

#### DRIVE3 (Pin 18)

Connect this pin to the gate of an external MOSFET or the base of an external bipolar NPN transistor. This pin provides the drive for the linear controller's pass transistor.

#### FB3 (Pin 19)

Connect this pin to a resistor divider to set the linear controller output voltage.

#### VOUT2 (Pin 16)

Output of the linear regulator. Supplies current up to 230mA.

#### FB2 (Pin 14)

Connect this pin to a resistor divider to set the linear regulator output.

## VIN2 (Pin 15)

VIN2 provides the input power to the integrated linear regulator. Connect this pin to the 3.3VDC supply. This pin is also monitored for UV events.

## V33 (Pin 10)

Connect this pin to the 3.3VDC supply.

## Description

## Operation

The HIP6017B monitors and precisely controls 3 output voltage levels (Refer to Figures 1, 2, and 3). It is designed for microprocessor computer applications with 3.3V and 5V power and 12V bias input from an ATX power supply. The IC has one PWM controller, a linear controller, and a linear regulator. The PWM controller (PWM) is designed to regulate the microprocessor core voltage (V<sub>OUT1</sub>). PWM controller drives 2 MOSFETs (Q1 and Q2) in a synchronous-rectified buck converter configuration and regulates the core voltage to a level programmed by the 5-bit digital-to-analog converter (DAC). An integrated linear regulator supplies the 2.5V clock generator power (V<sub>OUT2</sub>). The linear controller drives an external MOSFET (Q3) to supply the GTL bus power (V<sub>OUT3</sub>).

#### Initialization

The HIP6017B automatically initializes upon receipt of input power. By the time the soft-start (SS) voltage reaches 4V, the 3.3V input has to be high enough such that the two linear outputs (V $_{\rm OUT2}$ , V $_{\rm OUT3}$ ) have exceeded their under-voltage threshold. A typical ATX supply meets this requirement. The Power-On Reset (POR) function continually monitors the input supply voltages. The POR monitors the bias voltage (+12V $_{\rm IN}$ ) at the VCC pin and the 5V input voltage (+5V $_{\rm IN}$ ) at the OCSET1 pin. The normal level on OCSET1 is equal to +5V $_{\rm IN}$  less a fixed voltage drop (see over-current protection). The POR function initiates soft-start operation after both input supply voltages exceed their POR thresholds.

#### Soft-Start

The POR function initiates the soft-start sequence. Initially, the voltage on the SS pin rapidly increases to approximately 1V (this minimizes the soft-start interval). Then an internal  $11\mu\text{A}$  current source charges an external capacitor ( $C_{SS}$ ) on the SS pin to 4V. The PWM error amplifier reference input (+ terminal) and output (COMP1 pin) are clamped to a level proportional to the SS pin voltage. As the SS pin voltage slews from 1V to 4V, the output clamp allows generation of PHASE pulses of increasing width that charge the output capacitor(s). After this initial stage, the reference input clamp slows the output voltage rate-of-rise and provides a smooth transition to the final set voltage. Additionally, both linear regulator's reference inputs are clamped to a voltage proportional to the SS pin voltage. This method provides a rapid and controlled output voltage rise.

Figure 6 shows the soft-start sequence for the typical application. At T0 the SS voltage rapidly increases to approximately 1V. At T1, the SS pin and error amplifier output voltage reach the valley of the oscillator's triangle wave. The oscillator's triangular waveform is compared to the clamped error amplifier output voltage. As the SS pin voltage increases, the pulse-width on the PHASE pin increases. The interval of increasing pulse-width continues

until each output reaches sufficient voltage to transfer control to the input reference clamp. If we consider the 2.0V output (V<sub>OUT1</sub>) in Figure 6, this time occurs at T2. During the interval between T2 and T3, the error amplifier reference ramps to the final value and the converter regulates the output to a voltage proportional to the SS pin voltage. At T3 the input clamp voltage exceeds the reference voltage and the output voltage is in regulation.




FIGURE 6. SOFT-START INTERVAL

The remaining outputs are also programmed to follow the SS pin voltage. Each linear output ( $V_{OUT2}$  and  $V_{OUT3}$ ) initially follows a ramp similar to that of the PWM output. When each output reaches sufficient voltage the input reference clamp slows the rate of output voltage rise. The PGOOD signal toggles 'high' when all output voltage levels have exceeded their under-voltage levels. See the Soft-Start Interval section under Applications Guidelines for a procedure to determine the soft-start interval.

#### Fault Protection

All three outputs are monitored and protected against extreme overload. A sustained overload on any linear regulator output or an over-voltage on the PWM output disables all converters and drives the FAULT/RT pin to VCC.

Figure 7 shows a simplified schematic of the fault logic. An over-voltage detected on VSEN1 immediately sets the fault latch. A sequence of three over-current fault signals also sets the fault latch. A comparator indicates when C<sub>SS</sub> is fully charged (UP signal), such that an under-voltage event on either linear output (FB2 or FB3) is ignored until after the




FIGURE 7. FAULT LOGIC - SIMPLIFIED SCHEMATIC

soft-start interval (T4 in Figure 6). At start-up, this allows  $V_{OUT2}$  and  $V_{OUT3}$  to slew up without generating a fault. Cycling the bias input voltage (+12 $V_{IN}$  on the VCC pin) off then on resets the counter and the fault latch.

## Over-Voltage Protection

During operation, a short on the upper PWM MOSFET (Q1) causes  $V_{OUT1}$  to increase. When the output exceeds the over-voltage threshold of 115% (typical) of DACOUT, the over-voltage comparator trips to set the fault latch and turns Q2 on as required in order to regulate  $V_{OUT1}$  to 1.15 x DACOUT. This blows the input fuse and reduces  $V_{OUT1}$ . The fault latch raises the FAULT/RT pin close to VCC potential.

A separate over-voltage circuit provides protection during the initial application of power. For voltages on the VCC pin below the power-on reset (and above ~4V),  $V_{OUT1}$  is monitored for voltages exceeding 1.26V. Should VSEN1 exceed this level, the lower MOSFET (Q2) is driven on as needed to regulate  $V_{OUT1}$  to 1.26V.

#### **Over-Current Protection**

All outputs are protected against excessive over-currents. The PWM controller uses the upper MOSFET's on-resistance, r<sub>DS(ON)</sub> to monitor the current for protection against shorted outputs. The linear regulator monitors the current of the integrated power device and signals an over-current condition for currents in excess of 230mA. Additionally, both the linear regulator and the linear controller monitor FB2 and FB3 for under-voltage to protect against excessive currents.

Figures 8 and 9 illustrate the over-current protection with an overload on OUT1. The overload is applied at T0 and the current increases through the output inductor ( $L_{OUT1}$ ). At time T1, the OVER-CURRENT1 comparator trips when the voltage across Q1 ( $I_{D}$  x  $r_{DS(ON)}$ ) exceeds the level programmed by  $R_{OCSET}$ . This inhibits all outputs, discharges the soft-start capacitor ( $C_{SS}$ ) with a 11mA current sink, and increments the counter.  $C_{SS}$  recharges at T2 and initiates a soft-start cycle with the error amplifiers clamped by soft-start. With OUT1 still overloaded, the

inductor current increases to trip the over-current comparator. Again, this inhibits all outputs, but the soft-start voltage continues increasing to 4V before discharging. The counter increments to 2. The soft-start cycle repeats at T3 and trips the over-current comparator. The SS pin voltage increases to 4V at T4 and the counter increments to 3. This sets the fault latch to disable the converter. The fault is reported on the FAULT/RT pin.




FIGURE 8. OVER-CURRENT OPERATION

The linear regulator operates in the same way as PWM1 to over-current faults. Additionally, the linear regulator and linear controller monitor the feedback pins for an under-voltage. Should excessive currents cause FB2 or FB3 to fall below the linear under-voltage threshold, the LUV signal sets the over-current latch if  $C_{SS}$  is fully charged. Blanking the LUV signal during the  $C_{SS}$  charge interval allows the linear outputs to build above the under-voltage threshold during normal start-up. Cycling the bias input power off then on resets the counter and the fault latch.

Resistor  $R_{OCSET1}$  programs the over-current trip level for the PWM converter. As shown in Figure 9, the internal  $200\mu A$  current sink develops a voltage across  $R_{OCSET}$  ( $V_{SET}$ ) that is referenced to  $V_{IN}$ . The DRIVE signal enables the over-current comparator (OVER-CURRENT1). When the voltage across the upper MOSFET ( $V_{DS(ON)}$ ) exceeds  $V_{SET}$ , the over-current comparator trips to set the over-current latch. Both  $V_{SET}$  and  $V_{DS}$  are referenced to  $V_{IN}$  and a small capacitor across  $R_{OCSET}$  helps  $V_{OCSET}$  track the variations of  $V_{IN}$  due to MOSFET switching. The over-current function will trip at a peak inductor current ( $I_{PEAK}$ ) determined by:


$$I_{PEAK} = \frac{I_{OCSET} \times R_{OCSET}}{r_{DS(ON)}}$$

The OC trip point varies with MOSFET's temperature. To avoid over-current tripping in the normal operating load

range, determine the R<sub>OCSET</sub> resistor from the equation above with:

- 1. The maximum r<sub>DS(ON)</sub> at the highest junction temperature.
- 2. The minimum  $I_{\mbox{OCSET}}$  from the specification table.
- Determine I<sub>PEAK</sub> for I<sub>PEAK</sub> > I<sub>OUT(MAX)</sub> + (△I)/2, where △I is the output inductor ripple current.

For an equation for the output inductor ripple current see the section under component guidelines titled 'Output Inductor Selection'.



**OUT1 Voltage Program** 

The output voltage of the PWM converter is programmed to discrete levels between  $1.3V_{DC}$  and  $3.5V_{DC}.$  This output is designed to supply the microprocessor core voltage. The voltage identification (VID) pins program an internal voltage reference (DACOUT) through a TTL-compatible 5-bit digital-to-analog converter. The level of DACOUT also sets the PGOOD and OVP thresholds. Table 1 specifies the DACOUT voltage for the different combinations of connections on the VID pins. The VID pins can be left open for a logic 1 input, because they are internally pulled up to +5V by a  $10\mu A$  (typically) current source. Changing the VID inputs during operation is not recommended. The sudden change in the resulting reference voltage could toggle the PGOOD signal and exercise the over-voltage protection. The '11111' VID pin combination resulting in an INHIBIT disables the IC and the open-collector at the PGOOD pin.

## Application Guidelines

#### Soft-Start Interval

Initially, the soft-start function clamps the error amplifier's output of the PWM converter. After the output voltage increases to approximately 80% of the set value, the reference input of the error amplifier is clamped to a voltage proportional to the SS pin voltage. Both linear outputs follow a similar start-up sequence. The resulting output voltage sequence is shown in Figure 6.

The soft-start function controls the output voltage rate of rise to limit the current surge at start-up. The soft-start interval is

programmed by the soft-start capacitor, C<sub>SS</sub>. Programming a faster soft-start interval increases the peak surge current. The peak surge current occurs during the initial output voltage rise to 80% of the set value.

#### Shutdown

The PWM output does not switch until the soft-start voltage (V<sub>SS</sub>) exceeds the oscillator's valley voltage. Additionally, the reference on each linear's amplifier is clamped to the soft-start voltage. Holding the SS pin low with an open drain or collector signal turns off all three regulators.

The '11111' VID code resulting in an INHIBIT as shown in Table 1 also shuts down the IC.

TABLE 1. VOLTAGE PROGRAM

	PIN NAME					
VID4	VID3	VID2	VID1	VID0	OUT1 VOLTAGE DACOUT	
0	1	1	1	1	1.30	
0	1	1	1	0	1.35	
0	1	1	0	1	1.40	
0	1	1	0	0	1.45	
0	1	0	1	1	1.50	
0	1	0	1	0	1.55	
0	1	0	0	1	1.60	
0	1	0	0	0	1.65	
0	0	1	1	1	1.70	
0	0	1	1	0	1.75	
0	0	1	0	1	1.80	
0	0	1	0	0	1.85	
0	0	0	1	1	1.90	
0	0	0	1	0	1.95	
0	0	0	0	1	2.00	
0	0	0	0	0	2.05	
1	1	1	1	1	INHIBIT	
1	1	1	1	0	2.1	
1	1	1	0	1	2.2	
1	1	1	0	0	2.3	
1	1	0	1	1	2.4	
1	1	0	1	0	2.5	
1	1	0	0	1	2.6	
1	1	0	0	0	2.7	
1	0	1	1	1	2.8	
1	0	1	1	0	2.9	
1	0	1	0	1	3.0	
1	0	1	0	0	3.1	
1	0	0	1	1	3.2	
1	0	0	1	0	3.3	
1	0	0	0	1	3.4	
1	0	0	0	0	3.5	

NOTE:  $0 = \text{connected to GND or V}_{SS}$ , 1 = open or connected to 5V through pull-up resistors.

### Layout Considerations

MOSFETs switch very fast and efficiently. The speed with which the current transitions from one device to another causes voltage spikes across the interconnecting impedances and parasitic circuit elements. The voltage spikes can degrade efficiency, radiate noise into the circuit, and lead to device over-voltage stress. Careful component layout and printed circuit design minimizes the voltage spikes in the converter. Consider, as an example, the turnoff transition of the upper PWM MOSFET. Prior to turnoff, the upper MOSFET was carrying the full load current. During the turnoff, current stops flowing in the upper MOSFET and is picked up by the lower MOSFET (and/or parallel Schottky diode). Any inductance in the switched current path generates a large voltage spike during the switching interval. Careful component selection, tight layout of the critical components, and short, wide circuit traces minimize the magnitude of voltage spikes. Contact Intersil for evaluation board drawings of the component placement and printed circuit board.

There are two sets of critical components in a DC-DC converter using a HIP6017B controller. The power components are the most critical because they switch large amounts of energy. The critical small signal components connect to sensitive nodes or supply critical bypassing current.

The power components should be placed first. Locate the input capacitors close to the power switches. Minimize the length of the connections between the input capacitors and the power switches. Locate the output inductor and output capacitors between the MOSFETs and the load. Locate the PWM controller close to the MOSFETs.

The critical small signal components include the bypass capacitor for VCC and the soft-start capacitor,  $C_{SS}$ . Locate these components close to their connecting pins on the control IC. Minimize any leakage current paths from SS node because the internal current source is only  $11\mu$ A.

A multi-layer printed circuit board is recommended. Figure 10 shows the connections of the critical components in the converter. Note that capacitors  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  could each represent numerous physical capacitors. Dedicate one solid layer for a ground plane and make all critical component ground connections with vias to this layer. Dedicate another solid layer as a power plane and break this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the phase nodes. Use the remaining printed circuit layers for small signal wiring. The wiring traces from the control IC to the MOSFET gate and source should be sized to carry 1A currents. The traces for OUT2 need only be sized for 0.2A. Locate  $C_{\text{OUT2}}$  close to the HIP6017B IC.




FIGURE 10. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS

### **PWM Controller Feedback Compensation**

Both PWM controllers use voltage-mode control for output regulation. This section highlights the design consideration for a voltage-mode controller. Apply the methods and considerations to both PWM controllers.

Figure 11 highlights the voltage-mode control loop for a synchronous-rectified buck converter. The output voltage is regulated to the reference voltage level. The reference voltage level is the DAC output voltage for the PWM controller. The error amplifier output ( $V_{E/A}$ ) is compared with the oscillator (OSC) triangular wave to provide a pulse-width modulated wave with an amplitude of  $V_{IN}$  at the PHASE node. The PWM wave is smoothed by the output filter ( $L_O$  and  $C_O$ ).

The modulator transfer function is the small-signal transfer function of  $V_{OUT}/V_{E/A}.$  This function is dominated by a DC gain and the output filter, with a double pole break frequency at  $F_{LC}$  and a zero at  $F_{ESR}.$  The DC gain of the modulator is simply the input voltage,  $V_{IN},$  divided by the peak-to-peak oscillator voltage,  $\Delta V_{OSC}.$ 




FIGURE 11. VOLTAGE-MODE BUCK CONVERTER COMPENSATION DESIGN

## Modulator Break Frequency Equations

$$F_{LC} = \frac{1}{2\pi \times \sqrt{L_O \times C_O}} \qquad F_{ESR} = \frac{1}{2\pi \times ESR \times C_O}$$

The compensation network consists of the error amplifier internal to the HIP6017B and the impedance networks  $Z_{IN}$  and  $Z_{FB}.$  The goal of the compensation network is to provide a closed loop transfer function with an acceptable 0dB crossing frequency ( $f_{0dB}$ ) and adequate phase margin. Phase margin is the difference between the closed loop phase at  $f_{0dB}$  and 180 degrees. The equations below relate the compensation network's poles, zeros and gain to the components (R1, R2, R3, C1, C2, and C3) in Figure 11. Use these guidelines for locating the poles and zeros of the compensation network:

- 1. Pick Gain (R2/R1) for desired converter bandwidth
- 2. Place 1<sup>ST</sup> Zero Below Filter's Double Pole (~75% F<sub>LC</sub>)
- 3. Place 2<sup>ND</sup> Zero at Filter's Double Pole
- 4. Place 1<sup>ST</sup> Pole at the ESR Zero
- 5. Place 2<sup>ND</sup> Pole at Half the Switching Frequency
- 6. Check Gain against Error Amplifier's Open-Loop Gain
- 7. Estimate Phase Margin Repeat if Necessary

## Compensation Break Frequency Equations

$$\begin{split} F_{Z1} &= \frac{1}{2\pi \times R2 \times C1} & F_{P1} &= \frac{1}{2\pi \times R_2 \times \left(\frac{C1 \times C2}{C1 + C2}\right)} \\ F_{Z2} &= \frac{1}{2\pi \times (R1 + R3) \times C3} & F_{P2} &= \frac{1}{2\pi \times R3 \times C3} \end{split}$$

Figure 12 shows an asymptotic plot of the DC-DC converter's gain vs frequency. The actual modulator gain has a peak due to the high Q factor of the output filter at  $F_{LC}$ , which is not shown in Figure 12. Using the above guidelines should yield a compensation gain similar to the curve plotted. The open loop error amplifier gain bounds the compensation gain. Check the compensation gain at  $F_{P2}$  with the capabilities of the error amplifier. The closed loop gain is constructed on the log-log graph of Figure 12 by adding the modulator gain (in dB) to the compensation gain (in dB). This is equivalent to multiplying the modulator transfer function to the compensation transfer function and plotting the gain.




FIGURE 12. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN

The compensation gain uses external impedance networks  $Z_{FB}$  and  $Z_{IN}$  to provide a stable, high bandwidth loop. A stable control loop has a 0dB gain crossing with -20dB/decade slope and a phase margin greater than 45 degrees. Include worst case component variations when determining phase margin.

## Component Selection Guidelines

## **Output Capacitor Selection**

The output capacitors for each output have unique requirements. In general the output capacitors should be selected to meet the dynamic regulation requirements. Additionally, the PWM converters require an output capacitor to filter the current ripple. The linear regulator is internally compensated and requires an output capacitor that meets the stability requirements. The load transient for the microprocessor core requires high quality capacitors to supply the high slew rate (di/dt) current demands.

## PWM Output Capacitors

Modern microprocessors produce transient load rates above 10A/ns. High frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (effective series resistance) and ESL (effective series inductance) parameters rather than actual capacitance.

High frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. Consult with the manufacturer of the load on specific decoupling requirements.

Use only specialized low-ESR capacitors intended for switching regulator applications for the bulk capacitors. The bulk capacitor's ESR determines the output ripple voltage and the initial voltage drop after a high slew-rate transient. An aluminum electrolytic capacitor's ESR value is related to the case size with lower ESR available in larger case sizes. However, the equivalent series inductance of these capacitors increases with case size and can reduce the usefulness of the capacitor to high slew-rate transient loading. Unfortunately, ESL is not a specified parameter. Work with your capacitor supplier and measure the capacitor's impedance with frequency to select suitable components. In most cases, multiple electrolytic capacitors of small case size perform better than a single large case capacitor. For a given transient load magnitude, the output voltage transient response due to the output capacitor characteristics can be approximated by the following equation:

$$V_{TRAN} = ESL \times \frac{dI_{TRAN}}{dt} + ESR \times I_{TRAN}$$

## **Linear Output Capacitors**

The output capacitors for the linear regulator and the linear controller provide dynamic load current. The linear controller uses dominant pole compensation integrated in the error amplifier and is insensitive to output capacitor selection. Capacitor, C<sub>OUT3</sub> should be selected for transient load regulation.

The output capacitor for the linear regulator provides loop stability. The linear regulator (OUT2) requires an output capacitor characteristic shown in Figure 13. The upper line plots the 45 phase margin with 150mA load and the lower line is the 45 phase margin limit with a 10mA load. Select a C<sub>OUT2</sub> capacitor with characteristic between the two limits.




FIGURE 13.  $C_{OUT2}$  OUTPUT CAPACITOR

#### **Output Inductor Selection**

The PWM converter requires an output inductor. The output inductor is selected to meet the output voltage ripple requirements and sets the converter's response time to a load transient. The inductor value determines the converter's ripple current and the ripple voltage is a function of the ripple current. The ripple voltage and current are approximated by the following equations:

$$\Delta I = \frac{V_{IN} - V_{OUT}}{F_{S} \times L_{O}} \times \frac{V_{OUT}}{V_{IN}} \qquad \Delta V_{OUT} = \Delta I \times ESR$$

Increasing the value of inductance reduces the ripple current and voltage. However, the large inductance values reduce the converter's response time to a load transient.

One of the parameters limiting the converter's response to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the HIP6017B will provide either 0% or 100% duty cycle in response to a load transient. The response time is the time interval required to slew the inductor current from an initial current value to the post-transient current level. During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitors. Minimizing the response time can minimize the output capacitance required.

The response time to a transient is different for the application of load and the removal of load. The following equations give the approximate response time interval for application and removal of a transient load:

$$t_{\text{RISE}} = \frac{L_{\text{O}} \times I_{\text{TRAN}}}{V_{\text{IN}} - V_{\text{OUT}}} \qquad \qquad t_{\text{FALL}} = \frac{L_{\text{O}} \times I_{\text{TRAN}}}{V_{\text{OUT}}}$$

where:  $I_{TRAN}$  is the transient load current step,  $t_{RISE}$  is the response time to the application of load, and  $t_{FALL}$  is the response time to the removal of load. With a +5V input source, the worst case response time can be either at the application or removal of load, and dependent upon the output voltage setting. Be sure to check both of these equations at the minimum and maximum output levels for the worst case response time.

## Input Capacitor Selection

The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline.

Use a mix of input bypass capacitors to control the voltage overshoot across the MOSFETs. Use ceramic capacitance for the high frequency decoupling and bulk capacitors to

supply the RMS current. Small ceramic capacitors should be placed very close to the upper MOSFET to suppress the voltage induced in the parasitic circuit impedances.

For a through hole design, several electrolytic capacitors (Panasonic HFQ series or Nichicon PL series or Sanyo MV-GX or equivalent) may be needed. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating. These capacitors must be capable of handling the surge-current at power-up. The TPS series available from AVX, and the 593D series from Sprague are both surge current tested.

#### Transistor Selection/Considerations

The HIP6017B requires 3 external transistors. Two N-Channel MOSFETs are used in the synchronous-rectified buck topology of the PWM converter. The linear controller drives either a MOSFET or a NPN bipolar as a pass transistor. These transistors should be selected based upon  $r_{DS(ON)}$ , gate supply requirements, and thermal management requirements.

#### PWM1 MOSFET Selection and Considerations

In high-current PWM applications, the MOSFET power dissipation, package selection and heatsink are the dominant design factors. The power dissipation includes two loss components; conduction loss and switching loss. These losses are distributed between the upper and lower MOSFETs according to duty factor (see the equations below). The conduction loss is the only component of power dissipation for the lower MOSFET. Only the upper MOSFET has switching losses, since the lower device turns on into near zero voltage.

The equations below assume linear voltage-current transitions and do not model power loss due to the reverse-recovery of the lower MOSFET's body diode. The gate-charge losses are proportional to the switching frequency (F<sub>S</sub>) and are dissipated by the HIP6017B, thus not contributing to the MOSFETs' temperature rise. However, large gate charge increases the switching interval, t<sub>SW</sub> which increases the upper MOSFET switching losses. Ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal resistance specifications. A separate heatsink may be necessary depending upon MOSFET power, package type, ambient temperature and air flow.

$$\text{P}_{\text{UPPER}} = \frac{{I_{\text{O}}}^2 \! \times \! r_{\text{DS(ON)}} \! \times \! V_{\text{OUT}}}{V_{\text{IN}}} + \frac{{I_{\text{O}}} \! \times \! V_{\text{IN}} \! \times \! r_{\text{SW}} \! \times \! F_{\text{S}}}{2}$$

$$\mathsf{P}_{\mathsf{LOWER}} = \frac{\mathsf{I_O}^2 \! \times \! \mathsf{r}_{\mathsf{DS}(\mathsf{ON})} \! \times \! (\mathsf{V}_{\mathsf{IN}} \! - \! \mathsf{V}_{\mathsf{OUT}})}{\mathsf{V}_{\mathsf{IN}}}$$

The  $r_{DS(ON)}$  is different for the two previous equations even if the type device is used for both. This is because the gate drive applied to the upper MOSFET is different than the lower MOSFET. Figure 14 shows the gate drive where the upper gate-to-source voltage is approximately  $V_{CC}$  less the input supply. For +5V main power and +12VDC for the bias, the gate-to-source voltage of Q1 is 7V. The lower gate drive voltage is +12VDC. A logic-level MOSFET is a good choice for Q1 and a logic-level MOSFET can be used for Q2 if its absolute gate-to-source voltage rating exceeds the maximum voltage applied to  $V_{CC}$ .




FIGURE 14. OUTPUT GATE DRIVERS

Rectifier CR1 is a clamp that catches the negative inductor voltage swing during the dead time between the turn off of the lower MOSFET and the turn on of the upper MOSFET. The diode must be a Schottky type to prevent the lossy parasitic MOSFET body diode from conducting. It is acceptable to omit the diode and let the body diode of the lower MOSFET clamp the negative inductor swing, but efficiency might drop one or two percent as a result. The diode's rated reverse breakdown voltage must be greater than twice the maximum input voltage.

## Linear Controller Transistor Selection

The main criteria for selection of transistors for the linear regulators is package selection for efficient removal of heat. The power dissipated in a linear regulator is:

$$P_{LINEAR} = I_{O} \times (V_{IN} - V_{OUT})$$

Select a package and heatsink that maintains the junction temperature below the maximum rating while operating at the highest expected ambient temperature.

When selecting bipolar NPN transistors for use with the linear controllers, insure the current gain at the given operating VCE is sufficiently large to provide the desired output load current when the base is fed with the minimum driver output current.

## HIP6017B DC-DC Converter Application Circuit

Figure 15 shows an application circuit of a power supply for a microprocessor computer system. The power supply provides the microprocessor core voltage ( $V_{OUT1}$ ), the GTL bus voltage ( $V_{OUT3}$ ) and clock generator voltage ( $V_{OUT2}$ ) from +3.3VDC, +5 $V_{DC}$  and +12 $V_{DC}$ . For detailed

information on the circuit, including a Bill-of-Materials and circuit board description, see Application Note AN9800. Also see Intersil' web page (http://www.semi.intersil.Intersilcom) or Intersil AnswerFAX (407-724-7800) for the latest information.





FIGURE 15. APPLICATION CIRCUIT

## Small Outline Plastic Packages (SOIC)



#### NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M28.3 (JEDEC MS-013-AE ISSUE C)
28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.0200	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.6969	0.7125	17.70	18.10	3
E	0.2914	0.2992	7.40	7.60	4
е	0.05 BSC		1.27 BSC		-
Н	0.394	0.419	10.00	10.65	-
h	0.01	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	28		28		7
α	0°	8 <sup>0</sup>	0°	8 <sup>0</sup>	-

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## Sales Office Headquarters

#### **NORTH AMERICA**

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902

TEL: (407) 724-7000 FAX: (407) 724-7240

## **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### **ASIA**

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029