HFA1150

## 700MHz, SOT-23, Low Distortion Current Feedback Operational Amplifier

The HFA1150 is a high-speed, wideband, fast settling op amp built with Intersil's proprietary complementary bipolar UHF-1 process. The current feedback architecture delivers superb bandwidth even at very high gains ( $>300 \mathrm{MHz}$ at $A_{V}=10$ ), and the low distortion and excellent video parameters make this amplifier ideal for communication and professional video applications.
Though specified for $\pm 5 \mathrm{~V}$ operation, the HFA1150 operates with single supply voltages as low as 4.5 V , and requires only 3.4 mA of $\mathrm{I}_{\mathrm{cc}}$ in 5 V applications (see Application Information section, and Application Note AN9891).

For a lower power amplifier in a SOT-23 package, please refer to the HFA1155 data sheet.

## Ordering Information

| PART NUMBER <br> (BRAND) | TEMP. <br> RANGE <br> $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. NO. |
| :--- | :--- | :--- | :--- |
| HFA1150IB <br> (H1150I) | -40 to 85 | 8 Ld SOIC | M8.15 |
| HFA1150IB96 <br> (H1150I) | -40 to 85 | 8 Ld SOIC <br> Tape and Reel | M8.15 |
| HFA1150IH96 <br> (1150) | -40 to 85 | 5 Ld SOT-23 Tape <br> and Reel | P5.064 |
| HFA11XXEVAL | DIP Evaluation Board for High-Speed Op <br> Amps |  |  |
| OPAMPSOT23EVAL | SOT-23 Evaluation Board for High-Speed Op <br> Amps |  |  |

## Pinouts

## Features

- Low Distortion (5MHz, HD2). . . . . . . . . . . . . . . . . . -67dBc
- -3dB Bandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . 700MHz
- High Slew Rate. . . . . . . . . . . . . . . . . . . . . . . . . . 2700V/ $\mu \mathrm{s}$
- Fast Settling Time (0.1\%) . . . . . . . . . . . . . . . . . . . . . $20 n s$
- Excellent Gain Flatness . . . . . . . . . $\pm 0.05 \mathrm{~dB}$ to 100 MHz
- High Output Current . . . . . . . . . . . . . . . . . . . . . . . . . 60mA
- Fast Overdrive Recovery . . . . . . . . . . . . . . . . . . . . $<5 n s$
- Operates with 5V Single Supply (See AN9891)


## Applications

- Video Switching and Routing
- Pulse and Video Amplifiers
- RF/IF Signal Processing
- Flash A/D Driver
- Medical Imaging Systems
- Related Literature
- AN9420, Current Feedback Theory
- AN9891, Single 5V Supply Operation




## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |  |
| :---: | :---: | :---: |
| SOIC Package | 175 |  |
| SOT-23 Package | 225 |  |
| Moisture Sensitivity (see Technical Brief TB363) |  |  |
| SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Level |  |  |
| SOT-23 Package |  |  |
| Maximum Junction Temperature (Plastic Package) . . . . . . . . $150^{\circ} \mathrm{C}$ |  |  |
| Maximum Storage Temperature Range . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |  |
| Maximum Lead Temperature (Solderin (Lead Tips Only) |  | $300^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $\quad V_{S U P P L Y}= \pm 5 V, A_{V}=1, R_{F}=510 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { (NOTE 2) } \\ \text { TEST } \\ \text { LEVEL } \end{gathered}$ | TEMP. <br> $\left({ }^{\circ} \mathrm{C}\right)$ | HFA1150IB (SOIC) |  |  | HFA1150IH (SOT-23) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |
| Input Offset Voltage (Note 3) |  | A | 25 | - | 2 | 6 | - | 2 | 6 | mV |
|  |  | A | Full | - | - | 10 | - | - | 10 | mV |
| Input Offset Voltage Drift |  | C | Full | - | 10 | - | - | 10 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{10}$ CMRR | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | 25 | 40 | 46 | - | 40 | 46 | - | dB |
|  |  | A | Full | 38 | - | - | 38 | - | - | dB |
| $\mathrm{V}_{10}$ PSRR | $\Delta \mathrm{V}_{S}= \pm 1.25 \mathrm{~V}$ | A | 25 | 45 | 50 | - | 45 | 50 | - | dB |
|  |  | A | Full | 42 | - | - | 42 | - | - | dB |
| Non-Inverting Input Bias Current (Note 3) | $+\mathrm{IN}=0 \mathrm{~V}$ | A | 25 | - | 25 | 40 | - | 25 | 40 | $\mu \mathrm{A}$ |
|  |  | A | Full | - | - | 65 | - | - | 65 | $\mu \mathrm{A}$ |
| $+_{\text {I }}^{\text {BIAS }}$ Drift |  | C | Full | - | 40 | - | - | 40 | - | $n{ }^{1} /{ }^{\circ} \mathrm{C}$ |
| $+\mathrm{I}_{\mathrm{BIAS}} \mathrm{CMS}$ | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | 25 | - | 20 | 40 | - | 20 | 40 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | A | Full | - | - | 50 | - | - | 50 | $\mu \mathrm{A} / \mathrm{V}$ |
| Inverting Input Bias Current (Note 3) | $-\mathrm{IN}=0 \mathrm{~V}$ | A | 25 | - | 12 | 50 | - | 12 | 50 | $\mu \mathrm{A}$ |
|  |  | A | Full | - | - | 60 | - | - | 60 | $\mu \mathrm{A}$ |
| ${ }^{-1}$ BIAS Drift |  | C | Full | - | 40 | - | - | 40 | - | $n A /{ }^{\circ} \mathrm{C}$ |
| - IBIAS CMS | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | 25 | - | 1 | 7 | - | 1 | 7 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | A | Full | - | - | 10 | - | - | 10 | $\mu \mathrm{A} / \mathrm{V}$ |
| ${ }^{-1} \mathrm{BIAS}$ PSS | $\Delta \mathrm{V}_{\mathrm{S}}= \pm 1.25 \mathrm{~V}$ | A | 25 | - | 6 | 15 | - | 6 | 15 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | A | Full | - | - | 27 | - | - | 27 | $\mu \mathrm{A} / \mathrm{V}$ |
| Non-Inverting Input Resistance |  | A | 25 | 25 | 50 | - | 25 | 50 | - | $\mathrm{k} \Omega$ |
| Inverting Input Resistance |  | C | 25 | - | 25 | - | - | 25 | - | $\Omega$ |
| Input Capacitance (Either Input) |  | B | 25 | - | 2 | - | - | 2 | - | pF |
| Input Common Mode Range |  | C | Full | $\pm 2.5$ | $\pm 3.0$ | - | $\pm 2.5$ | $\pm 3.0$ | - | V |
| Input Noise Voltage (Note 3) | 100kHz | B | 25 | - | 4.7 | - | - | 4.7 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| +Input Noise Current (Note 3) | 100kHz | B | 25 | - | 20 | - | - | 20 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| -Input Noise Current (Note 3) | 100kHz | B | 25 | - | 40 | - | - | 40 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |
| Open Loop Transimpedance Gain (Note 3) |  | B | 25 | - | 450 | - | - | 450 | - | $\mathrm{k} \Omega$ |
| Minimum Stable Gain |  | A | Full | 1 | - | - | 1 | - | - | V/V |

Electrical Specifications $\quad V_{S U P P L Y}= \pm 5 \mathrm{~V}, A_{V}=1, R_{F}=510 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | (NOTE 2) TEST LEVEL | TEMP. ( ${ }^{0} \mathrm{C}$ ) | HFA1150IB (SOIC) |  |  | HFA1150IH (SOT-23) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| AC CHARACTERISTICS $\mathrm{A}_{V}=+2$, (Note 4) Unless Otherwise Specified |  |  |  |  |  |  |  |  |  |  |
| -3dB Bandwidth $\left(\mathrm{V}_{\text {OUT }}=0.2 \mathrm{~V}_{\text {P-P }}\right.$, Note 3$)$ | $A_{V}=-1$ | B | 25 | - | 650 | - | - | 540 | - | MHz |
|  | $A_{V}=+1$ | B | 25 | - | 600 | - | - | 500 | - | MHz |
|  | $A_{V}=+2$ | B | 25 | - | 700 | - | - | 540 | - | MHz |
| -3dB Bandwidth ( $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ ) | $\mathrm{A}_{\mathrm{V}}=+2$ | B | 25 | - | 375 | - | - | 350 | - | MHz |
| Gain Flatness $\left(\mathrm{V}_{\text {OUT }}=0.2 \mathrm{~V}_{\text {P-p, }}\right.$, Note 3 ) | To 25 MHz | B | 25 | - | $\pm 0.03$ | - | - | $\pm 0.05$ | - | dB |
|  | To 50 MHz | B | 25 | - | $\pm 0.04$ | - | - | $\pm 0.08$ | - | dB |
|  | To 100MHz | B | 25 | - | $\pm 0.05$ | - | - | $\pm 0.1$ | - | dB |
| Full Power Bandwidth ( $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}_{\mathrm{P}-\mathrm{P},}$, Note 3) | $A_{V}=+1$ | B | 25 | - | 100 | - | - | 90 | - | MHz |
|  | $A_{V}=+2$ | B | 25 | - | 175 | - | - | 160 | - | MHz |
| OUTPUT CHARACTERISTICS $A_{V}=+2$, (Note 4) Unless Otherwise Specified |  |  |  |  |  |  |  |  |  |  |
| Output Voltage | $A_{V}=-1$ | A | 25 | $\pm 3.0$ | $\pm 3.3$ | - | $\pm 3.0$ | $\pm 3.3$ | - | V |
|  |  | A | Full | $\pm 2.5$ | $\pm 3.0$ | - | $\pm 2.5$ | $\pm 3.0$ | - | V |
| Output Current | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~A}_{\mathrm{V}}=-1$ | A | 25, 85 | $\pm 50$ | $\pm 60$ | - | $\pm 50$ | $\pm 60$ | - | mA |
|  |  | A | -40 | $\pm 35$ | $\pm 50$ | - | $\pm 35$ | $\pm 50$ | - | mA |
| DC Closed Loop Output Impedance (Note 3) |  | B | 25 | - | 0.07 | - | - | 0.07 | - | $\Omega$ |
| 2nd Harmonic Distortion (Note 3) | $5 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | B | 25 | - | -67 | - | - | -67 | - | dBc |
|  | $30 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | B | 25 | - | -53 | - | - | -53 | - | dBc |
| 3rd Harmonic Distortion (Note 3) | $5 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}$ | B | 25 | - | <-100 | - | - | <-100 | - | dBc |
|  | $30 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}$ | B | 25 | - | -76 | - | - | -76 | - | dBc |
| TRANSIENT CHARACTERISTICS $\mathrm{A}_{V}=+2$, (Note 4) Unless Otherwise Specified |  |  |  |  |  |  |  |  |  |  |
| Rise and Fall Times | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}_{\text {P-P }}$ | B | 25 | - | 0.6 | - | - | 0.7 | - | ns |
| Overshoot | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | B | 25 | - | 12 | - | - | 12 | - | \% |
| Slew Rate ( $\left.\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}\right)$ | $A_{V}=-1$ | B | 25 | - | 2700 | - | - | 2500 | - | $\mathrm{V} / \mu \mathrm{s}$ |
|  | $A_{V}=+1$ | B | 25 | - | 750 | - | - | 700 | - | $\mathrm{V} / \mu \mathrm{s}$ |
|  | $A_{V}=+2$ | B | 25 | - | 1300 | - | - | 1200 | - | V/ $/ \mathrm{s}$ |
| Settling Time ( $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ to 0V, Note 3) | To 0.1\% | B | 25 | - | 20 | - | - | 30 | - | ns |
|  | To 0.05\% | B | 25 | - | 33 | - | - | 37 | - | ns |
|  | To 0.01\% | B | 25 | - | 55 | - | - | 60 | - | ns |
| Overdrive Recovery Time | $\mathrm{V}_{\text {IN }}= \pm 2 \mathrm{~V}$ | B | 25 | - | 5 | - | - | 5 | - | ns |
| VIDEO CHARACTERISTICS $\mathrm{A}_{\mathrm{V}}=+2$, (Note 4) Unless Otherwise Specified |  |  |  |  |  |  |  |  |  |  |
| Differential Gain | NTSC, $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | B | 25 | - | 0.02 | - | - | 0.02 | - | \% |
|  | NTSC, $\mathrm{R}_{\mathrm{L}}=75 \Omega$ | B | 25 | - | 0.04 | - | - | 0.04 | - | \% |
| Differential Phase | NTSC, $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | B | 25 | - | 0.03 | - | - | 0.03 | - | Degrees |
|  | NTSC, $\mathrm{R}_{\mathrm{L}}=75 \Omega$ | B | 25 | - | 0.06 | - | - | 0.06 | - | Degrees |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |
| Power Supply Range | Note 5 | B | Full | $\pm 2.25$ | - | $\pm 5.5$ | $\pm 2.25$ | - | $\pm 5.5$ | V |
| Power Supply Current (Note 3) |  | A | Full | - | 12 | 16 | - | 12 | 16 | mA |

## NOTES:

2. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.
3. See Typical Performance Curves for more information.
4. The feedback resistor value depends on closed loop gain and package type. See the "Optimum Feedback Resistor" table in the Application Information section for values used for characterization.
5. The minimum supply voltage entry is a typical value.

## Application Information

## Relevant Application Notes

The following Application Notes pertain to the HFA1150:

- AN9787 - An Intuitive Approach to Understanding Current Feedback Amplifiers
- AN9420 - Current Feedback Amplifier Theory and Applications
- AN9663-Converting from Voltage Feedback to Current Feedback Amplifiers
- AN9891-Operating the HFA1150 from 5V Single Supply
These publications may be obtained from Intersil's web site (http://www.intersil.com) or via our AnswerFAX system.


## Performance Differences Between Packages

The HFA1150 is a high frequency current feedback amplifier. As such, it is sensitive to parasitic capacitances which influence the amplifier's operation. The different parasitic capacitances of the SOIC and SOT-23 packages yield performance differences (notably bandwidth and bandwidth related parameters) between the two devices - see Electrical Specification tables for details.

Because of these performance differences, designers should evaluate and breadboard with the same package style to be used in production.

Note that some "Typical Performance Curves" have separate graphs for each package type. Graphs not labeled with a specific package type are applicable to both packages.

## Optimum Feedback Resistor

The enclosed frequency response graphs detail the performance of the HFA1150 in various gains. Although the bandwidth dependency on $\mathrm{A}_{\mathrm{CL}}$ isn't as severe as that of a voltage feedback amplifier, there is an appreciable decrease in bandwidth at higher gains. This decrease can be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and $R_{F}$. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and the $R_{F}$, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to $R_{F}$. The HFA1150 is optimized for a $R_{F}=576 \Omega / 499 \Omega$ (SOIC/SOT-23), at a gain of +2 . Decreasing $R_{F}$ decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback causes the same problems due to the feedback impedance decrease at higher frequencies). At higher gains the amplifier is more stable, so $R_{F}$ can be decreased in a tradeoff of stability for bandwidth. The table below lists recommended $R_{F}$ values for various gains, and the expected bandwidth.

OPTIMUM FEEDBACK RESISTOR

| ACL | $\mathbf{R}_{\mathbf{F}}(\Omega)$ <br> SOIC/SOT-23 | BANDWIDTH (MHz) <br> SOIC/SOT-23 |
| :---: | :---: | :---: |
| -1 | $422 / 464$ | $650 / 540$ |
| +1 | $383,\left(+\mathrm{R}_{\mathrm{S}}=226\right) /$ <br> $549,\left(+\mathrm{R}_{\mathrm{S}}=100\right)$ | $600 / 500$ |
| +2 | $576 / 499$ | $700 / 540$ |
| +5 | $348 / 422$ | $480 / 400$ |
| +10 | $178 / 348$ | $380 / 300$ |

## 5V Single Supply Operation

This amplifier operates at single supply voltages down to 4.5 V . The dramatic supply current reduction at this operating condition (refer also to Figure 25) makes this op amp an even better choice for low power 5V systems. Refer to Application Note AN9891 for further information.

## Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor $\left(\mathrm{R}_{\mathrm{S}}\right)$ in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the $R_{S}$ and $C_{L}$ combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.
$R_{S}$ and $C_{L}$ form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of $700 \mathrm{MHz} / 540 \mathrm{MHz}$ (SOIC/SOT-23, $A_{V}=+2$ ). By decreasing $R_{S}$ as $C_{L}$ increases (as illustrated by the curves), the maximum bandwidth is obtained without sacrificing stability. In spite of this, bandwidth still decreases as the load capacitance increases. For example, at $A_{V}=+2, R_{S}=20 \Omega$, $\mathrm{C}_{\mathrm{L}}=22 \mathrm{pF}$, the SOIC bandwidth is 410 MHz , but the bandwidth drops to 110 MHz at $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{R}_{\mathrm{S}}=5 \Omega$, $C_{L}=390 \mathrm{pF}$.


FIGURE 1. RECOMMENDED SERIES OUTPUT RESISTOR vs LOAD CAPACITANCE

## PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value $(10 \mu \mathrm{~F})$ tantalum in parallel with a small value chip $(0.1 \mu \mathrm{~F})$ capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Output capacitance, such as that resulting from an improperly terminated transmission line, will degrade the frequency response of the amplifier and may cause oscillations. In most cases, the oscillation can be avoided by placing a resistor in series with the output.

Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input. The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and eventual instability. To reduce this capacitance, remove the ground plane under traces connected to - IN and keep these traces as short as possible.

Examples of good high frequency layouts are the evaluation boards shown below.

## Evaluation Boards

The performance of the HFA1150IB (SOIC) may be evaluated using the HFA11XX Evaluation Board and a SOIC to DIP adaptor like the Aries Electronics Part Number 08-350000-10. The SOT-23 version can be evaluated using the OPAMPSOT23EVAL board.

To order evaluation boards (part number HFA11XXEVAL or OPAMPSOT23EVAL), please contact your local sales office.

The schematic and layout of the HFA11XXEVAL and OPAMPSOT23EVAL boards are shown below.


FIGURE 2. HFA11XXEVAL SCHEMATIC

HFA11XXEVAL TOP LAYOUT


HFA11XXEVAL BOTTOM LAYOUT



FIGURE 3. OPAMPSOT23EVAL SCHEMATIC


OPAMPSOT23EVAL TOP LAYOUT


OPAMPSOT23EVAL GND LAYOUT


OPAMPSOT23EVAL BOTTOM LAYOUT

Typical Performance Curves $\quad V_{S U P P L Y}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=$ Value From the "Optimum Feedback Resistor" Table, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $R_{L}=100 \Omega$, Unless Otherwise Specified


FIGURE 4. SMALL SIGNAL PULSE RESPONSE


FIGURE 5. LARGE SIGNAL PULSE RESPONSE

Typical Performance Curves
$V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, R_{F}=$ Value From the "Optimum Feedback Resistor" Table, $T_{A}=25^{\circ} \mathrm{C}$, $R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 6. SMALL SIGNAL PULSE RESPONSE


FIGURE 8. SMALL SIGNAL PULSE RESPONSE


FIGURE 10. SMALL SIGNAL PULSE RESPONSE


FIGURE 7. LARGE SIGNAL PULSE RESPONSE


FIGURE 9. LARGE SIGNAL PULSE RESPONSE


FIGURE 11. LARGE SIGNAL PULSE RESPONSE

Typical Performance Curves
$V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=$ Value From the "Optimum Feedback Resistor" Table, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 12. FREQUENCY RESPONSE


FIGURE 14. GAIN FLATNESS


FIGURE 16. FREQUENCY RESPONSE


FIGURE 13. FREQUENCY RESPONSE


FIGURE 15. FULL POWER BANDWIDTH


FIGURE 17. FREQUENCY RESPONSE

Typical Performance Curves
$V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, R_{F}=$ Value From the "Optimum Feedback Resistor" Table, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 18. GAIN FLATNESS


FIGURE 20. OPEN LOOP TRANSIMPEDANCE


FIGURE 22. SETTLING RESPONSE


FIGURE 19. FULL POWER BANDWIDTH


FIGURE 21. CLOSED LOOP OUTPUT RESISTANCE


FIGURE 23. SETTLING RESPONSE
$\begin{array}{ll}\text { Typical Performance Curves } & \mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=\text { Value From the "Optimum Feedback Resistor" Table, } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega, \text { Unless Otherwise Specified (Continued) }\end{array}$


FIGURE 24. INPUT NOISE vs FREQUENCY


FIGURE 26. 2nd HARMONIC DISTORTION vs Pout


FIGURE 25. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 27. 3rd HARMONIC DISTORTION vs POUT

## Die Characteristics

DIE DIMENSIONS:
53 mils $\times 25$ mils
$1350 \mu \mathrm{~m} \times 630 \mu \mathrm{~m}$
METALLIZATION:
Type: Metal 1: AICu (2\%)/TiW
Thickness: Metal 1: $8 \mathrm{k} \AA \pm 0.4 \mathrm{k} \AA$
Type: Metal 2: AICu (2\%)
Thickness: Metal 2: 16kA $\pm 0.8 \mathrm{k} \AA$

## Metallization Mask Layout

PASSIVATION:
Type: Nitride Thickness: $4 \mathrm{k} \AA \pm 0.5 \mathrm{k} \AA$

TRANSISTOR COUNT:
40
SUBSTRATE POTENTIAL (POWERED UP):
Floating (Recommend Connection to V-)


## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |  |  |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |  |  |  |  |  |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |  |  |  |  |  |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |  |  |  |  |  |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |  |  |  |  |  |
| D | 0.1890 | 0.1968 | 4.80 | 5.00 | 3 |  |  |  |  |  |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |  |  |  |  |  |
| e | 0.050 | BSC | 1.27 | BSC | - |  |  |  |  |  |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |  |  |  |  |  |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |  |  |  |  |  |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |  |  |  |  |  |
| N | 8 |  |  |  |  |  |  |  | 8 | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |  |  |  |  |  |

Rev. 0 12/93

Small Outline Transistor Plastic Packages (SOT23-5)


| $G \mid 0.20(0.008)(M)$ | $C$ |
| :--- | :--- | :--- |



NOTES:

1. Dimensioning and tolerances per ANSI 14.5M-1982.
2. Package conforms to EIAJ SC-74A (1992).
3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
4. Footlength $L$ measured at reference to seating plane.
5. " $L$ " is the length of flat foot surface for soldering to substrate.
6. " N " is the number of terminal positions.
7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

P5.064
5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.036 | 0.057 | 0.90 | 1.45 | - |
| A1 | 0.000 | 0.0059 | 0.00 | 0.15 | - |
| A2 | 0.036 | 0.051 | 0.90 | 1.30 | - |
| b | 0.0138 | 0.0196 | 0.35 | 0.50 | - |
| C | 0.0036 | 0.0078 | 0.09 | 0.20 | - |
| D | 0.111 | 0.118 | 2.80 | 3.00 | 3 |
| E | 0.103 | 0.118 | 2.60 | 3.00 | - |
| E1 | 0.060 | 0.068 | 1.50 | 1.75 | 3 |
| e | 0.0374 Ref | 0.95 Ref |  | - |  |
| e1 | 0.0748 Ref | 1.90 Ref |  | - |  |
| L | 0.004 | 0.023 | 0.10 | 0.60 | 4,5 |
| N | 5 |  | 5 |  | 6 |
| $\alpha$ | $0^{0}$ | $10^{\circ}$ | $0^{0}$ | $10^{\circ}$ | - |

Rev. 0 10/98

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

## For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee 1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

## ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

