

## EL7513

Data Sheet

July 2003

FN7112.2

## White LED Step-Up Regulator



The EL7513 is a constant current boost regulator specially designed for driving white LEDs. It can drive 4 LEDs in series or up to 12 LEDs in parallel/series

configuration and achieves efficiency up to 91%.


The brightness of the LEDs is adjusted through a voltage level on the CNTL pin. When the level falls below 0.1V, the chip goes into shut-down mode and consumes less than  $1\mu$ A of supply current for V<sub>IN</sub> less than 5.5V.

The EL7513 is available in the 8-pin TSOT and 8-pin MSOP packages. The TSOT package is just 1mm high, compared to 1.45mm for the standard SOT23 package.

#### **Ordering Information**

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL7513IWT	8-Pin TSOT	-	MDP0049
EL7513IWT-T7	8-Pin TSOT	7"	MDP0049
EL7513IWT-T13	8-Pin TSOT	13"	MDP0049
EL7513IY	8-Pin MSOP	-	MDP0043
EL7513IY-T7	8-Pin MSOP	7"	MDP0043
EL7513IY-T13	8-Pin MSOP	13"	MDP0043

#### **Pinouts**




#### Features

- · 2.6V to 13.2V input voltage
- · 18V maximum output voltage
- Drives up to 12 LEDs
- 1MHz switching frequency
- Up to 91% efficiency
- 1µA maximum shut-down current
- · Dimming control
- · 8-pin TSOT and 8-pin MSOP packages

#### Applications

- PDAs
- · Cellular phones
- Digital cameras
- White LED backlighting

### Typical Connection



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2003. All Rights Reserved. Elante design is a registered trademark of Elante Semiconductor, Inc. All other trademarks mentioned are the property of their respective owners.

#### Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

COMP, CNTL, CS to SGND	0.3V to +6V
V <sub>IN</sub> to SGND	+14V
V <sub>OUT</sub> to SGND	+19V
LX to PGND	+20V

SGND to PGND	0.3V to +0.3V
Storage Temperature	65°C to +150°C
Ambient Operating Temperature	40°C to +85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. This part is ESD sensitive. Handle with care.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 


# **Electrical Specifications** $V_{IN} = 3V$ , $V_O = 12V$ , $C_1 = 4.7\mu$ F, $L = 33\mu$ H, $C_2 = 1\mu$ F, $C_3 = 0.1\mu$ F, $R_1 = 5\Omega$ , $T_A = 25^{\circ}$ C, Unless Otherwise Specified

PARAMETER	DESCRIPTION	CONDITIONS	MIN	ТҮР	MAX	UNIT V
V <sub>IN</sub>	Input Voltage		2.6		13.2	
I <sub>Q1</sub>	Total Input Current at Shut-down	V <sub>CNTL</sub> = 0V			1	μA
I <sub>Q1</sub>	Quiescent Supply Current at $V_O$ Pin	V <sub>CNTL</sub> = 1V, load disconnected		1	1.5	mA
ICOMP	COMP Pin Pull-up Current	COMP connected to SGND		11	20	μA
V <sub>COMP</sub>	COMP Voltage Swing		0.5 1.5		2.5	V
ICNTL	CNTL Shut-down Current	CNTL = 0V			1	μA
V <sub>CNTL1</sub>	Chip Enable Voltage		240			mV
V <sub>CNTL2</sub>	Chip Disable Voltage				100	mV
IOUT_ACCURACY	V <sub>CNTL</sub> = 1V	V <sub>CNTL</sub> = 1V	14 15		16	mA
V <sub>OUT1</sub>	Over-voltage Threshold	V <sub>OUT</sub> rising	17 18		19	V
V <sub>OUT2</sub>	Over-voltage Threshold	V <sub>OUT</sub> falling, with resistive load	15 16		17.5	V
ILX	MOSFET Current Limit		500			mA
R <sub>DS_ON</sub>	MOSFET On-resistance			0.7		Ω
ILEAK	MOSFET Leakage Current	V <sub>CNTL</sub> = 0V, V <sub>LX</sub> = 12V			1	μA
F <sub>S</sub>	Switching Frequency		800	1000	1200	kHz
D <sub>MAX</sub>	Maximum Duty Ratio	V <sub>CNTL</sub> = 2V, I <sub>S</sub> = 0	85	90		%
I <sub>CS</sub>	CS Input Bias Current				1	μA
$\Delta I_O / \Delta V_{IN}$	Line Regulation	V <sub>IN</sub> = 2.6V - 5.5V		0.03		%/V

## **Pin Descriptions**


8-PIN TSOT	8-PIN MSOP	PIN NAME	DESCRIPTION
1	7	COMP	Compensation pin. A compensation cap (4700pF to $1\mu F)$ is normally connected between this pin and SGND.
2	8	CNTL	Control pin for dimming and shut-down. A voltage between 250mV and 5.5V controls the brightness, and less than 100mV shuts down the converter.
3	5	VOUT	Output voltage sense. Use for over voltage protection.
4	6	LX	Inductor connection pin. The drain of internal MOSFET.
5	3	PGND	Power Ground pin. The source of internal MOSFET.
6	4	SGND	Signal Ground. Ground pin for internal control circuitry. Needs to connect to PGND at only one point.
7	1	CS	Current sense pin. Connect to sensing resistor to set the LED bias current.
8	2	VIN	Power supply for internal control circuitry.

## **Block Diagram**




#### **Typical Performance Curves**


All performance curves and waveforms are taken with  $C_1 = 4.7\mu$ F,  $C_2 = 1\mu$ F,  $C_3 = 0.1\mu$ F,  $L = 33\mu$ F,  $V_{IN} = 3.3V$ ,  $V_{CNTL} = 1V$ ,  $R_1 = 5\Omega$ , 4 LEDs in a series; unless otherwise specified.








All performance curves and waveforms are taken with  $C_1 = 4.7\mu$ F,  $C_2 = 1\mu$ F,  $C_3 = 0.1\mu$ F,  $L = 33\mu$ F,  $V_{IN} = 3.3V$ ,  $V_{CNTL} = 1V$ ,  $R_1 = 5\Omega$ , 4 LEDs in a series; unless otherwise specified.












FIGURE 4.  $I_{LED}$  vs  $V_{IN}$ 




FIGURE 5B. EFFICIENCY vs IO




FIGURE 6A. 3 LEDs IN A SERIES

FIGURE 5.





FIGURE 6.

All performance curves and waveforms are taken with  $C_1 = 4.7 \mu$ F,  $C_2 = 1 \mu$ F,  $C_3 = 0.1 \mu$ F,  $L = 33 \mu$ F,  $V_{IN} = 3.3 V$ ,  $V_{CNTL} = 1 V$ ,  $R_1 = 5 \Omega$ , 4 LEDs in a series; unless otherwise specified.

FIGURE 7.









FIGURE 7B. EFFICIENCY vs IO









FIGURE 8.








FIGURE 9.

All performance curves and waveforms are taken with  $C_1 = 4.7\mu$ F,  $C_2 = 1\mu$ F,  $C_3 = 0.1\mu$ F,  $L = 33\mu$ F,  $V_{IN} = 3.3V$ ,  $V_{CNTL} = 1V$ ,  $R_1 = 5\Omega$ , 4 LEDs in a series; unless otherwise specified.

FIGURE 10.

FIGURE 11.




FIGURE 10A. 2 LEGS OF 4 LEDs IN A SERIES




FIGURE 10B. EFFICIENCY vs IO






FIGURE 11A. 3 LEGS OF 2 LEDs IN A SERIES





6

FIGURE 12.





FIGURE 11B. EFFICIENCY vs IO



intersil

All performance curves and waveforms are taken with  $C_1 = 4.7\mu$ F,  $C_2 = 1\mu$ F,  $C_3 = 0.1\mu$ F,  $L = 33\mu$ F,  $V_{IN} = 3.3V$ ,  $V_{CNTL} = 1V$ ,  $R_1 = 5\Omega$ , 4 LEDs in a series; unless otherwise specified.







FIGURE 13.


#### Waveforms

All performance curves and waveforms are taken with  $C_1 = 4.7\mu$ F,  $C_2 = 1\mu$ F,  $C_3 = 0.1\mu$ F,  $L = 33\mu$ F,  $V_{IN} = 3.3V$ ,  $V_{CNTL} = 1V$ ,  $R_1 = 5\Omega$ , 4 LEDs in a series; unless otherwise specified.











#### Waveforms (Continued)

All performance curves and waveforms are taken with  $C_1 = 4.7\mu$ F,  $C_2 = 1\mu$ F,  $C_3 = 0.1\mu$ F,  $L = 33\mu$ F,  $V_{IN} = 3.3V$ ,  $V_{CNTL} = 1V$ ,  $R_1 = 5\Omega$ , 4 LEDs in a series; unless otherwise specified.




FIGURE 18. DISCONTINUOUS CONDUCTION MODE

### **Detailed Description**

The EL7513 is a constant current boost regulator specially designed for driving white LEDs. It can drive up to 4 LEDs in series or 12 LEDs in parallel/series configuration and achieves efficiency up to 91%.

The brightness of the LEDs is adjusted through a voltage level on the CNTL pin. When the level falls below 0.1V, the chip goes into shut-down mode and consumes less than 1 $\mu$ A of current for V<sub>IN</sub> less than 5.5V.

#### Steady-State Operation

EL7513 is operated in constant frequency PWM. The switching is around 1MHz. Depending on the input voltage, the inductance, the type of LEDs driven, and the LED's current, the converter operates at either continuous conduction mode or discontinuous conduction mode (see waveforms). Both are normal.

#### **Brightness Control**

LED's current is controlled by the voltage level on CNTL pin (V<sub>CNTL</sub>). This voltage can be either a DC or a PWM signal with frequency less than 200Hz (for C<sub>3</sub>=4700pF). When a higher frequency PWM is used, an RC filter is recommended before the CNTL pin (see Figure 20).





FIGURE 20. PWM BRIGHTNESS CONTROL

8



## FIGURE 19. OVER VOLTAGE PROTECTION (LED DISCONNECTED)

The relationship between the LED current and CNTL voltage level is as follows:

$$I_{\text{LED}} = \frac{V_{\text{CNTL}}}{13.33 \times R_1}$$

When R<sub>1</sub> is 5 $\Omega$ , 1V of V<sub>CNTL</sub> conveniently sets I<sub>LED</sub> to 15mA. The range of V<sub>CNTL</sub> is 250mV to 5.5V.

#### Shut-Down

When  $V_{CNTL}$  is less than 100mV, the converter is in shutdown mode. The max current consumed by the chip is less than 1µA for  $V_{IN}$  less than 5.5V.

#### **Over-Voltage Protection**

When an LED string is disconnected from the output,  $V_O$  will continue to rise because of no current feedback. When  $V_O$  reaches 18V (nominal), the chip will shut down. The output voltage will drop. When  $V_O$  drops below 16V (nominal), the chip will boost output voltage again until it reaches 18V. This hiccough continues until LED is applied or converter is shut down.

When designing the converter, caution should be taken to ensure the highest operating LED voltage does not exceed 17V, the minimum shut-down voltage. There is no external component required for this function.

#### **Component Selection**

The input and output capacitors are not very important for the converter to operate normally. The input capacitance is normally  $0.22\mu$ F -  $4.7\mu$ F and output capacitance  $0.22\mu$ F -  $1\mu$ F. Higher capacitance is allowed to reduce the voltage/current ripple, but at added cost. Use X5R or X7R type (for its good temperature characteristics) of ceramic capacitors with correct voltage rating and maximum height. When choosing an inductor, make sure the inductor can handle the average and peak currents giving by following formulas (80% efficiency assumed):

$$I_{LAVG} = \frac{I_O \times V_O}{0.8 \times V_{IN}}$$

$$I_{LPK} = I_{LAVG} + \frac{1}{2} \times \Delta I_{L}$$


$$\Delta I_{L} = \frac{V_{IN} \times (V_{O} - V_{IN})}{L \times V_{O} \times F_{S}}$$

where:

- $\Delta I_L$  is the peak-to-peak inductor current ripple in Ampere
- L inductance in µH
- · FS switching frequency, typical 1MHz

A wide range of inductance  $(6.8\mu$ H -  $68\mu$ H) can be used for the converter to function correctly. For the same series of inductors, the lower inductance has lower DC resistance (DCR), which has less conducting loss. But the ripple current is bigger, which generates more RMS current loss. Figure 11 shows the efficiency of the demo board under different inductance for a specific series of inductor. For optimal efficiency in an application, it is a good exercise to check several adjacent inductance values of your preferred series of inductors.

For the same inductance, higher overall efficiency can be obtained by using lower DCR inductor.





The diode should be Schottky type with minimum reverse voltage of 20V. The diode's peak current is the same as inductor's peak current, the average current is  $I_O$ , and RMS current is:

 $I_{DRMS} = \sqrt{I_{LAVG} \times I_{O}}$ 

Ensure the diode's ratings exceed these current requirements.

#### White LED Connections

One leg of LEDs connected in series will ensure the uniformity of the brightness. 18V maximum voltage enables 4 LEDs can be placed in series.

However, placing LEDs into series/parallel connection can give higher efficiency as shown in the efficiency curves. One of the ways to ensure the brightness uniformity is to prescreen the LEDs.


#### PCB Layout Considerations

The layout is very important for the converter to function properly. Power Ground ( $\downarrow$ ) and Signal Ground ( $\frac{1}{-}$ ) should be separated to ensure the high pulse current in the power ground does not interference with the sensitive signals connected to Signal Ground. Both grounds should only be connected at one point right at the chip. The heavy current paths (V<sub>IN</sub>-L-L<sub>X</sub> pin-PGND, and V<sub>IN</sub>-L-D-C<sub>2</sub>-PGND) should be as short as possible.

The trace connected to the CS pin is most important. The current sense resister  $R_1$  should be very close to the pin When the trace is long, use a small filter capacitor close to the CS pin.


The heat of the IC is mainly dissipated through the PGND pin. Maximizing the copper area around the plane is preferable. In addition, a solid ground plane is always helpful for the EMI performance.

The demo board is a good example of layout based on the principle. Please refer to the EL7513 Application Brief for the layout.



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at <http://www.intersil.com/design/packages/index.asp>

## Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please reter to the Intersil website at <a href="http://www.intersil.com/design/packages/index.asp">http://www.intersil.com/design/packages/index.asp</a>

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

11 intersil