International **IOR** Rectifier

IR2127

CURRENT SENSING SINGLE CHANNEL DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +600V
 Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- <u>5V Schmitt-triggered</u> input logic
- FAULT lead indicates shutdown has occured
- Output in phase with input


Description

The IR2127 is a high voltage, high speed power MOSFET and IGBT driver. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL outputs. The protection circuity detects over-current in the driven power transistor and terminates the gate drive voltage. An open drain FAULT signal is provided to indicate that an over-current shutdown has occurred. The output driver features a high pulse current buffer stage designed for minimum crossconduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side or low side configuration which operates up to 600 volts.

Product Summary

VOFFSET	600V max.
lo+/-	200 mA / 420 mA
Vout	10 - 20V
V _{CSth}	250 mV
t _{on/off} (typ.)	150 & 100 ns

Packages



V_{cc} O NO FAULT O FAULT O S COM V_S

Typical Connection

Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

	Parameter		Va	lue	
Symbol	Definition		Min.	Max.	Units
VB	High Side Floating Supply Voltage		-0.3	625	
VS	High Side Floating Offset Voltage		V _B - 25	V _B + 0.3	
V _{HO}	High Side Floating Output Voltage		V _S - 0.3	V _B + 0.3	
V _{CC}	Logic Supply Voltage		-0.3	25	V
VIN	Logic Input Voltage		-0.3	V _{CC} + 0.3	
V _{FLT}	FAULT Output Voltage		-0.3	V _{CC} + 0.3	
V _{CS}	Current Sense Voltage		V _S - 0.3	V _B + 0.3	
dV _s /dt	Allowable Offset Supply Voltage Transient		_	50	V/ns
PD	Package Power Dissipation @ $T_A \le +25^{\circ}C$	(8 Lead DIP)	_	1.0	W
		(8 Lead SOIC)	_	0.625	vv
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(8 Lead DIP)	_	125	°C/W
		(8 Lead SOIC)	_	200	°C/vv
Тj	Junction Temperature		_	150	
Τ _S	Storage Temperature		-55	150	°C
ΤL	Lead Temperature (Soldering, 10 seconds)		_	300	

Recommended Operating Conditions

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15V differential.

Parameter		Va				
Symbol	Definition	Min.	Max.	Units		
VB	High Side Floating Supply Voltage	V _S + 10	V _S + 20			
Vs	High Side Floating Offset Voltage	Note 1	600			
V _{HO}	High Side Floating Output Voltage	VS	VB			
V _{CC}	Logic Supply Voltage	11.8	20	V		
VIN	Logic Input Voltage	0	V _{CC}			
V _{FLT}	FAULT Output Voltage	0	V _{CC}			
V _{CS}	Current Sense Signal Voltage	Vs	V _S + 5			
TA	Ambient Temperature	-40	125	°C		

Note 1: Logic operational for V_S of -5 to +600V. Logic state held for V_S of -5V to -V_BS.

Dynamic Electrical Characteristics

 V_{BIAS} (V_{CC}, V_{BS}) = 15V, C_L = 1000 pF and T_A = 25°C unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figure 3.


Parameter		Value				
Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
t _{on}	Turn-On Propagation Delay	—	150	200		$V_{\rm S} = 0V$
t _{off}	Turn-Off Propagation Delay	—	100	150		$V_{\rm S} = 600 V$
t _r	Turn-On Rise Time	—	80	120		
t _f	Turn-Off Fall Time	—	40	60	ns	
t _{bl}	Start-Up Blanking Time	500	750	900		
t _{cs}	CS Shutdown Propagation Delay	_	240	360		
t _{flt}	CS to FAULT Pull-Up Propagation Delay	—	340	510		

Static Electrical Characteristics

 V_{BIAS} (V_{CC}, V_{BS}) = 15V and T_A = 25°C unless otherwise specified. The V_{IN}, V_{TH} and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced to V_S.

	Parameter		Value			
Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
V _{IH}	Logic "1" Input Voltage	2.7	_	_	V	$V_{CC} = 10V$ to 20V
V _{IL}	Logic "0" Input Voltage	_	—	0.8	v	$V_{\rm CC}$ = 10V to 20V
V _{CSTH+}	CS Input Positive Going Threshold	180	250	320		V_{CC} = 10V to 20V
V _{OH}	High Level Output Voltage, V _{BIAS} - VO	—	_	100	mV	IO = 0A
V _{OL}	Low Level Output Voltage, VO	—	_	100		IO = 0A
I _{LK}	Offset Supply Leakage Current	—	_	50		$V_B = V_S = 600V$
I _{QBS}	Quiescent V _{BS} Supply Current	—	150	300		$V_{IN} = 0V \text{ or } 5V$
IQCC	Quiescent V _{CC} Supply Current	—	60	120		$V_{IN} = 0V \text{ or } 5V$
I _{IN+}	Logic "1" Input Bias Current	—	7.0	15	μA	$V_{IN} = 5V$
I _{IN-}	Logic "0" Input Bias Current	—	-	1.0		$V_{IN} = 0V$
I _{CS+}	"High" CS Bias Current	—	-	1.0		$V_{CS} = 3V$
I _{CS-}	"High" CS Bias Current	—	-	1.0		$V_{CS} = 0V$
V _{BSUV+}	V _{BS} Supply Undervoltage Positive Going Threshold	8.8	10.3	11.8	V	
V _{BSUV-}	V _{BS} Supply Undervoltage Negative Going Threshold	7.5	9.0	10.6	v	
I _{O+}	Output High Short Circuit Pulsed Current	200	250	-	mA	$V_{O} = 0V, V_{IN} = 5V$ PW $\leq 10 \ \mu s$
I _{O-}	Output Low Short Circuit Pulsed Current	420	500	—	ША	V_{O} = 15V, V_{IN} = 0V PW \leq 10 µs


Functional Block Diagram



Lead Definitions

Le	Lead			
Symbol	Description			
V _{CC}	Logic and gate drive supply			
IN	Logic input for gate driver output (HO), in phase with HO			
FAULT	Indicates over-current shutdown has occurred, negative logic			
COM	Logic ground			
V _B	High side floating supply			
HO	High side gate drive output			
V _S	High side floating supply return			
CS	Current sense input to current sense comparator			

Lead Assignments



B-126 CONTROL INTEGRATED CIRCUIT DESIGNERS' MANUAL

Device Information

Process & Design Rule			HVDCMOS 4.0 µm		
Transistor	Count		206		
Die Size			77 X 85 X 26 (mil)		
Die Outlin	e				
Thickness	of Gate Oxide		800Å		
Connectio	ons	Material	Poly Silicon		
	First	Width	4 μm		
	Layer	Spacing	6 µm		
		Thickness	5000Å		
		Material	Al - Si (Si: 1.0% ±0.1%)		
	Second	Width	6 µm		
	Layer	Spacing	7 μm		
		Thickness	20,000Å		
Contact H	ole Dimension		8 µm X 8 µm		
Insulation	Layer	Material	PSG (SiO ₂)		
		Thickness	1.5 µm		
Passivatio	n	Material	PSG (SiO ₂)		
		Thickness	<u>1.5 μm</u>		
Method of	Saw		Full Cut		
Method of			Ablebond 84 - 1		
Wire Bond		Method	Thermo Sonic		
		Material	Au (1.0 mil / 1.3 mil)		
Leadframe		Material	Cu		
		Die Area	Ag		
		Lead Plating	Pb : Sn (37 : 63)		
Package		Types	8 Lead PDIP / SO-8		
		Materials	EME6300 / MP150 / MP190		




Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveform Definition





Figure 3. Start-up Blanking Time Waveform Definitions








Figure 5. CS to FAULT Waveform Definitions