

512K x 8 HIGH-SPEED CMOS STATIC RAM

JULY 2001

FEATURES

- High-speed access times:
10, 12 and 15 ns
- High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with \overline{CE} and \overline{OE} options
- \overline{CE} power-down
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 3.3V power supply
- Packages available:
 - 36-pin 400-mil SOJ
 - 36-pin miniBGA
 - 44-pin TSOP (Type II)

DESCRIPTION


The ISSI IS61LV5128 is a very high-speed, low power, 524,288-word by 8-bit CMOS static RAM. The IS61LV5128 is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 μ W (typical) with CMOS input levels.

The IS61LV5128 operates from a single 3.3V power supply and all inputs are TTL-compatible.

The IS61LV5128 is available in 36-pin 400-mil SOJ, 36-pin mini BGA, and 44-pin TSOP (Type II) packages.

FUNCTIONAL BLOCK DIAGRAM





ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Silicon Solution, Inc.

PIN CONFIGURATION

36 mini BGA

44-Pin TSOP (Type II)


**PIN DESCRIPTIONS**

A0-A18	Address Inputs
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
\overline{WE}	Write Enable Input
I/O0-I/O7	Bidirectional Ports
Vcc	Power
GND	Ground
NC	No Connection

TRUTH TABLE

Mode	\overline{WE}	\overline{CE}	\overline{OE}	I/O Operation	Vcc Current
Not Selected (Power-down)	X	H	X	High-Z	I_{SB1}, I_{SB2}
Output Disabled	H	L	H	High-Z	I_{CC}
Read	H	L	L	DOUT	I_{CC}
Write	L	L	X	DIN	I_{CC}

36-Pin SOJ



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to V_{CC} + 0.5	V
T_{BIAS}	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-65 to +150	°C
P_T	Power Dissipation	1.0	W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	10 ns	12 ns, 15 ns
		V_{CC}	V_{CC}
Commercial	0°C to +70°C	3.3V +10%, -5%	3.3V ± 10%
Industrial	-40°C to +85°C	3.3V +10%, -5%	3.3V ± 10%

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
$C_{I/O}$	Input/Output Capacitance	$V_{OUT} = 0V$	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: $T_A = 25^\circ C$, $f = 1$ MHz, $V_{CC} = 3.3V$.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA		2.4	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		—	0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ⁽¹⁾			-0.3	0.8	V
I _{IL}	Input Leakage	GND ≤ V _{IN} ≤ V _{CC}	Com. Ind.	-1 -5	1 5	µA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{CC} , Outputs Disabled	Com. Ind.	-1 -5	1 5	µA

Note:

1. V_{IL} = -3.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	-10 ns		-12 ns		-15 ns		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., $\overline{CE} = V_{IL}$ I _{OUT} = 0 mA, f = f _{MAX} .	Com. Ind.	— —	145 155	— —	135 145	— —	125 135	mA
I _{SB}	TTL Standby Current (TTL Inputs)	V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} $\overline{CE} \geq V_{IH}$, f = f _{MAX} .	Com. Ind.	— —	70 80	— —	60 70	— —	50 60	mA
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} $\overline{CE} \geq V_{IH}$, f = 0	Com. Ind.	— —	20 25	— —	20 25	— —	20 25	mA
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max., $\overline{CE} \leq V_{CC} - 0.2V$, V _{IN} ≥ V _{CC} - 0.2V, or V _{IN} ≤ 0.2V, f = 0	Com. Ind.	— —	10 15	— —	10 15	— —	10 15	mA

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-10 ns		-12 ns		-15 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	10	—	12	—	15	—	ns
t _{AA}	Address Access Time	—	10	—	12	—	15	ns
t _{OH} A	Output Hold Time	3	—	3	—	3	—	ns
t _{ACE}	\overline{CE} Access Time	—	10	—	12	—	15	ns
t _{DOE}	\overline{OE} Access Time	—	4	—	5	—	7	ns
t _{LZOE} ⁽²⁾	\overline{OE} to Low-Z Output	0	—	0	—	0	—	ns
t _{HZOE} ⁽²⁾	\overline{OE} to High-Z Output	0	4	0	5	0	6	ns
t _{LZCE} ⁽²⁾	\overline{CE} to Low-Z Output	3	—	3	—	3	—	ns
t _{HZCE} ⁽²⁾	\overline{CE} to High-Z Output	0	4	0	6	0	8	ns
t _{PUP}	Power Up Time	0	—	0	—	0	—	ns
t _{PD}	Power Down Time	—	10	—	12	—	15	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1






Figure 2

AC WAVEFORMS**READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$)****READ CYCLE NO. 2^(1,3) (\overline{CE} and \overline{OE} Controlled)****Notes:**

1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. $\overline{OE}, \overline{CE} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transitions.


WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)


Symbol	Parameter	-10 ns		-12 ns		-15 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	10	—	12	—	15	—	ns
t _{SCE}	$\overline{\text{CE}}$ to Write End	8	—	9	—	10	—	ns
t _{AW}	Address Setup Time to Write End	8	—	9	—	10	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	0	—	ns
t _{PWE1} ⁽⁴⁾	$\overline{\text{WE}}$ Pulse Width	8	—	8	—	10	—	ns
t _{PWE2}	WE Pulse Width ($\overline{\text{OE}} = \text{LOW}$)	10	—	12	—	12	—	ns
t _{SD}	Data Setup to Write End	6	—	6	—	7	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	0	—	ns
t _{HZWE} ⁽²⁾	$\overline{\text{WE}}$ LOW to High-Z Output	0	5	0	6	0	7	ns
t _{LZWE} ⁽²⁾	$\overline{\text{WE}}$ HIGH to Low-Z Output	0	—	0	—	0	—	ns

Notes:


- Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
- The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- Tested with $\overline{\text{OE}}$ HIGH.

AC WAVEFORMS

WRITE CYCLE NO. 1^(1,2) ($\overline{\text{CE}}$ Controlled, $\overline{\text{OE}} = \text{HIGH}$ or LOW)

WRITE CYCLE NO. 2^(1,2) (\overline{WE} Controlled: \overline{OE} is HIGH During Write Cycle)**Notes:**

1. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if $\overline{OE} \cdot V_{IH}$.

WRITE CYCLE NO. 3 (\overline{WE} Controlled: \overline{OE} is LOW During Write Cycle)

ORDERING INFORMATION**Commercial Range: 0°C to +70°C**

Speed(ns)	Order Part No.	Package
10	IS61LV5128-10K	400-mil Plastic SOJ
10	IS61LV5128-10T	TSOP (Type II)
10	IS61LV5128-10B	mini BGA (8mmx10mm)
12	IS61LV5128-12K	400-mil Plastic SOJ
12	IS61LV5128-12T	TSOP (Type II)
12	IS61LV5128-12B	mini BGA (8mmx10mm)
15	IS61LV5128-15K	400-mil Plastic SOJ
15	IS61LV5128-15T	TSOP (Type II)
15	IS61LV5128-15B	mini BGA (8mmx10mm)

Industrial Range: -40°C to +85°C

Speed(ns)	Order Part No.	Package
10	IS61LV5128-10KI	400-mil Plastic SOJ
10	IS61LV5128-10TI	TSOP (Type II)
10	IS61LV5128-10BI	mini BGA (8mmx10mm)
12	IS61LV5128-12KI	400-mil Plastic SOJ
12	IS61LV5128-12TI	TSOP (Type II)
12	IS61LV5128-12BI	mini BGA (8mmx10mm)
15	IS61LV5128-15KI	400-mil Plastic SOJ
15	IS61LV5128-15TI	TSOP (Type II)
15	IS61LV5128-15BI	mini BGA (8mmx10mm)

ISSI®

Integrated Silicon Solution, Inc.

2231 Lawson Lane

Santa Clara, CA 95054

Tel: 1-800-379-4774

Fax: (408) 588-0806

E-mail: sales@issi.com

www.issi.com