IS61SF6432



64K x 32 SYNCHRONOUS FLOW-THROUGH STATIC RAM

JUNE 2001

FEATURES

- Fast access time: 9 ns, 10 ns
- · Internal self-timed write cycle
- Individual Byte Write Control and Global Write
- Clock controlled, registered address, data and control
- Pentium[™] or linear burst sequence control using MODE input
- Three chip enables for simple depth expansion and address pipelining
- Common data inputs and data outputs
- Power-down control by ZZ input
- JEDEC 100-Pin TQFP and PQFP package
- Single +3.3V power supply
- Two Clock enables and one Clock disable to eliminate multiple bank bus contention.
- Control pins mode upon power-up:
 - FT in pipeline mode
 - MODE in interleave burst mode
 - ZZ in normal operation mode

These control pins can be connected to GNDQ or VCCQ to alter their power-up state

Industrial temperature available

DESCRIPTION

The ISSI IS61SF6432 is a high-speed, low-power synchronous static RAM designed to provide a burstable, high-performance, secondary cache for the PentiumTM, $680X0^{TM}$, and PowerPCTM microprocessors. It is organized as 65,536 words by 32 bits, fabricated with ISSI's advanced CMOS technology. The device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.

Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be from one to four bytes wide as controlled by the write control inputs.


Separate byte enables allow individual bytes to be written. BW1 controls DQ1-DQ8, BW2 controls DQ9-DQ16, BW3 controls DQ17-DQ24, BW4 controls DQ25-DQ32, conditioned by BWE being LOW. A LOW on GW input would cause all bytes to be written.

Bursts can be initiated with either ADSP (Address Status Processor) or ADSC (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally by the IS61SF6432 and controlled by the ADV (burst address advance) input pin.

Asynchronous signals include output enable (OE), sleep mode input (ZZ), clock (CLK) and burst mode input (MODE). A HIGH input on the ZZ pin puts the SRAM in the power-down state. When ZZ is pulled LOW (or no connect), the SRAM normally operates after three cycles of the wake-up period. A LOW input, i.e., GNDQ, on MODE pin selects LINEAR Burst. A Vccq (or no connect) on MODE pin selects INTERLEAVED Burst.




BLOCK DIAGRAM





PIN CONFIGURATION 100-Pin TQFP and PQFP (Top View)



PIN DESCRIPTIONS

A0-A15	Address Inputs
CLK	Clock
ADSP	Processor Address Status
ADSC	Controller Address Status
ADV	Burst Address Advance
BW1-BW4	Synchronous Byte Write Enable
BWE	Byte Write Enable
GW	Global Write Enable
CE1, CE2, CE3	Synchronous Chip Enable
ŌĒ	Output Enable

DQ1-DQ32	Data Input/Output
ZZ	Sleep Mode
MODE	Burst Sequence Mode
Vcc	+3.3V Power Supply
GND	Ground
Vccq	Isolated Output Buffer Supply: +3.3V
GNDQ	Isolated Output Buffer Ground
NC	No Connect



TRUTH TABLE

OPERATION	ADDRESS USED	CE1	CE2	CE3	ADSP	ADSC	ADV	WRITE	ŌĒ	DQ
Deselected, Power-down	None	Н	Х	Х	Х	L	Х	Х	Х	High-Z
Deselected, Power-down	None	L	L	Х	L	Х	Х	Х	Х	High-Z
Deselected, Power-down	None	L	Χ	Н	L	Х	Х	Х	Х	High-Z
Deselected, Power-down	None	L	L	Х	Н	L	Х	Х	Х	High-Z
Deselected, Power-down	None	L	Х	Н	Н	L	Х	Х	Х	High-Z
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	L	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Н	High-Z
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	L	Χ	D
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Q
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	Н	High-Z
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	L	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	High-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	L	Q
Read Cycle, Continue Burst	Next	Н	Χ	Χ	Χ	Н	L	Н	Н	High-Z
Write Cycle, Continue Burst	Next	Χ	Χ	Χ	Н	Н	L	L	Χ	D
Write Cycle, Continue Burst	Next	Н	Χ	Χ	Χ	Н	L	L	Χ	D
Read Cycle, Suspend Burst	Current	Χ	Χ	Χ	Н	Н	Н	Н	L	Q
Read Cycle, Suspend Burst	Current	Х	Χ	Χ	Н	Н	Н	Н	Н	High-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Χ	Н	Н	Н	L	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	High-Z
Write Cycle, Suspend Burst	Current	Х	Χ	Χ	Н	Н	Н	L	Χ	D
Write Cycle, Suspend Burst	Current	Н	Χ	Χ	Χ	Н	Н	L	Χ	D

Notes:

- 1. All inputs except $\overline{\text{OE}}$ must meet setup and hold times for the Low-to-High transition of clock (CLK).
- 2. Wait states are inserted by suspending burst.
- 3. X means don't care. WRITE=L means any one or more byte write enable signals (BW1-BW4) and BWE are LOW or GW is LOW. WRITE=H means all byte write enable signals are HIGH.
- 4. For a Write operation following a Read operation, $\overline{\text{OE}}$ must be HIGH before the input data required setup time and held HIGH throughout the input data hold time.
- 5. ADSP LOW always initiates an internal READ at the Low-to-High edge of clock. A WRITE is performed by setting one or more byte write enable signals and BWE LOW or GW LOW for the subsequent L-H edge of clock.

PARTIAL TRUTH TABLE


FUNCTION	GW	BWE	BW1	BW2	BW3	BW4
READ	Н	Н	Х	Х	Х	X
READ	Н	Х	Н	Н	Н	Н
WRITE Byte 1	Н	L	L	Н	Н	Н
WRITE All Bytes	Χ	L	L	L	L	L
WRITE All Bytes	L	Χ	Χ	Χ	Х	Χ



INTERLEAVED BURST ADDRESS TABLE (MODE = Vccq or No Connect)

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

LINEAR BURST ADDRESS TABLE (MODE = GNDQ)



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
TBIAS	Temperature Under Bias	-40 to +85	°C
Тѕтс	Storage Temperature	-55 to +150	°C
PD	Power Dissipation	1.8	W
Іоит	Output Current (per I/O)	100	mA
VIN, VOUT	Voltage Relative to GND for I/O Pins	-0.5 to Vccq + 0.3	V
VIN	Voltage Relative to GND for	-0.5 to 5.5	V
	for Address and Control Inputs		

- Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. This device contains circuity to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
- 3. This device contains circuitry that will ensure the output devices are in High-Z at power up.



OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	3.3V +10%, -5%
Industrial	-40°C to +85°C	3.3V +10%, -5%

DC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -5.0 mA		2.4	_	V
Vol	Output LOW Voltage	IoL = 5.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.0	Vccq + 0.3	V
VIL	Input LOW Voltage			-0.3	0.8	V
lu	Input Leakage Current	GND - VIN - VCCQ ⁽²⁾	Com. Ind.	-5 -10	5 10	μA
lLO	Output Leakage Current	GND - Vout - Vccq, \overline{OE} = Vih	Com. Ind.	-5 -10	5 10	μA

POWER SUPPLY CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	-9 Typ.	Max.	Min.	-10 Typ.	Max.	Unit
Icc	AC Operating Supply Current	Device Selected, All Inputs = V _{IL} or V _{IH} OE = V _{IH} , Cycle Time •	Com. Ind. txc min.		300		_	290 300	_	mA
ISB	Standby Current	Device Deselected, Vcc = Max., All Inputs = VIH or VIL CLK Cycle Time • tkc n	Com. Ind. nin.	_	60 —	_	=	60 70	=	mA
Izz	Power-Down Mode Current	ZZ = Vcco, CLK Running All Inputs - GND + 0.2V or • Vcc - 0.2V	Com. Ind.	=	10 —	_	=	10 20	_	mA

^{1.} MODE pin has an internal pull-up. ZZ pin has an internal pull-down. These pins may be a No Connect, tied to GND, or tied to Vcco

^{2.} MODE pin should be tied to Vcc or GND. They exhibit $\pm 30~\mu$ A maximum leakage current when tied to - GND + 0.2V or • Vcc - 0.2V.



CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

Notes:

- Tested initially and after any design or process changes that may affect these parameters.
 Test conditions: T_A = 25°C, f = 1 MHz, Vcc = 3.3V.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1




Figure 2




READ CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

		- 9	9	-1	10	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tĸc	Cycle Time	13	_	15	_	ns
tкн	Clock High Time	6	_	6	_	ns
tĸL	Clock Low Time	6	_	6	_	ns
tkQ	Clock Access Time	_	9	_	10	ns
tkqx ⁽²⁾	Clock High to Output Invalid	2	_	2	_	ns
tkqlz(2,3)	Clock High to Output Low-Z	0	_	0	_	ns
tkQHZ ^(2,3)	Clock High to Output High-Z	2	6	2	6	ns
tas	Address Setup Time	2.5	_	2.5	_	ns
tss	Address Status Setup Time	2.5	_	2.5	_	ns
tws	Write Setup Time	2.5	_	2.5	_	ns
tces	Chip Enable Setup Time	2.5	_	2.5	_	ns
tavs	Address Advance Setup Time	2.5	_	2.5	_	ns
tah	Address Hold Time	1	_	1	_	ns
tsн	Address Status Hold Time	0.5	_	0.5	_	ns
twн	Write Hold Time	0.5	_	0.5	_	ns
tceh	Chip Enable Hold Time	0.5	_	0.5	_	ns
tavh	Address Advance Hold Time	0.5	_	0.5	_	ns
tcFG	Configuration Setup ⁽¹⁾	66.7	_	80	_	ns

- Configuration signal MODE is static and must not change during normal operation.
 Guaranteed but not 100% tested. This parameter is periodically sampled.
 Tested with load in Figure 2.



READ CYCLE TIMING: FLOW-THROUGH






WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

		-9			10	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tĸc	Cycle Time	13	_	15	_	ns
tкн	Clock High Time	6	_	6	_	ns
tĸL	Clock Low Time	6	_	6	_	ns
tas	Address Setup Time	2.5	_	2.5	_	ns
tss	Address Status Setup Time	2.5	_	2.5	_	ns
tws	Write Setup Time	2.5	_	2.5	_	ns
tos	Data In Setup Time	2.5	_	2.5	_	ns
tces	Chip Enable Setup Time	2.5	_	2.5	_	ns
tavs	Address Advance Setup Time	2.5	_	2.5	_	ns
tah	Address Hold Time	1	_	1	_	ns
tsн	Address Status Hold Time	0.5	_	0.5	_	ns
tон	Data In Hold Time	0.5	_	0.5	_	ns
twн	Write Hold Time	0.5	_	0.5	_	ns
tceh	Chip Enable Hold Time	0.5	_	0.5	_	ns
tavh	Address Advance Hold Time	0.5	_	0.5	_	ns
tcfg	Configuration Setup ⁽¹⁾	52	_	60		ns

^{1.} Configuration signal MODE is static and must not change during normal operation.



WRITE CYCLE TIMING: PIPELINE






READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

		-	.9		10	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tĸc	Cycle Time	13	_	15	_	ns
tкн	Clock High Time	6	_	6	_	ns
tĸL	Clock Low Time	6	_	6	_	ns
tkQ	Clock Access Time	_	9	_	10	ns
tkQX ⁽²⁾	Clock High to Output Invalid	2	_	2	_	ns
tkQLZ ^(2,3)	Clock High to Output Low-Z	0	_	0	_	ns
tkQHZ ^(2,3)	Clock High to Output High-Z	2	6	2	6	ns
toeqx(2)	Output Disable to Output Invalid	0	_	0	_	ns
toehz(2,3)	Output Disable to Output High-Z	_	6	_	6	ns
tas	Address Setup Time	2.5	_	2.5	_	ns
tss	Address Status Setup Time	2.5	_	2.5	_	ns
tws	Write Setup Time	2.5	_	2.5	_	ns
tces	Chip Enable Setup Time	2.5	_	2.5	_	ns
tah	Address Hold Time	0.5	_	0.5	_	ns
tsн	Address Status Hold Time	0.5	_	0.5	_	ns
twn	Write Hold Time	0.5	_	0.5	_	ns
tceh	Chip Enable Hold Time	0.5	_	0.5	_	ns

- Configuration signal MODE is static and must not change during normal operation.
 Guaranteed but not 100% tested. This parameter is periodically sampled.
 Tested with load in Figure 2.



READ/WRITE CYCLE TIMING: FLOW-THROUGH






SNOOZE AND RECOVERY CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

		-	9	-	10	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tĸc	Cycle Time	13	_	15	_	ns
tкн	Clock High Time	6	_	6	_	ns
tĸL	Clock Low Time	6	_	6	_	ns
tkQ	Clock Access Time	_	9	_	10	ns
tkqx ⁽⁴⁾	Clock High to Output Invalid	2	_	2	_	ns
tkqlz(4,5)	Clock High to Output Low-Z	0	_	0	_	ns
tkQHZ ^(4,5)	Clock High to Output High-Z	2	6	2	6	ns
toeq	Output Enable to Output Valid	_	6	_	6	ns
toeqx(4)	Output Disable to Output Invalid	0	_	0	_	ns
toelz(4,5)	Output Enable to Output Low-Z	0	_	0	_	ns
toehz(4,5)	Output Disable to Output High-Z	_	6	_	6	ns
tas	Address Setup Time	2.5	_	2.5	_	ns
tss	Address Status Setup Time	2.5	_	2.5	_	ns
tces	Chip Enable Setup Time	2.5	_	2.5	_	ns
tan	Address Hold Time	0.5	_	0.5	_	ns
tsн	Address Status Hold Time	0.5	_	0.5	_	ns
tceh	Chip Enable Hold Time	0.5	_	0.5	_	ns
tzzs	ZZ Standby ⁽¹⁾	2	_	2	_	сус
tzzrec	ZZ Recovery ⁽²⁾	2	_	2	_	сус
tcfg	Configuration Setup ⁽³⁾	52		60		ns

- 1. The assertion of ZZ allows the SRAM to enter a lower power state than when deselected within the time specified. Data retention is guaranteed when ZZ is asserted and clock remains active.
- 2. ADSC and ADSP must not be asserted for at least 2 cyc after leaving ZZ state.
- 3. Configuration signal MODE is static and must not change during normal operation.
- 4. Guaranteed but not 100% tested. This parameter is periodically sampled.
- 5. Tested with load in Figure 2.



SNOOZE AND RECOVERY CYCLE TIMING





ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part Number	Package
9	IS61SF6432-9TQ	TQFP
9	IS61SF6432-9PQ	PQFP
10	IS61SF6432-10TQ	TQFP
10	IS61SF6432-10PQ	PQFP

ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package
10	IS61SF6432-10TQI	TQFP
10	IS61SF6432-10PQI	PQFP

NOTICE

Integrated Silicon Solution, Inc., reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. Integrated Silicon Solution, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, Integrated Silicon Solution, Inc. shall not be liable for any damages arising as a result of any error or omission.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of Integrated Silicon Solution, Inc. is adequately protected under the circumstances.

Copyright 1998 Integrated Silicon Solution, Inc.

Reproduction in whole or in part, without the prior written consent of Integrated Silicon Solution, Inc., is prohibited.



Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774 Fax: (408) 588-0806

E-mail: sales@issi.com

www.issi.com