IS61VPD51232 IS61VPD51236 IS61VPD10018



512K x 32, 512K x 36, 1024K x 18 SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM

ADVANCE INFORMATION MAY 2001

FEATURES

- Internal self-timed write cycle
- Individual Byte Write Control and Global Write
- Clock controlled, registered address, data and control
- Linear burst sequence control using MODE input
- Three chip enable option for simple depth expansion and address pipelining
- · Common data inputs and data outputs
- JEDEC 100-Pin TQFP and 119-pin PBGA package
- Single +2.5V, ±5% operation
- Auto Power-down during deselect
- Double cycle deselect
- Snooze MODE for reduced-power standby
- JTAG Boundary Scan for PBGA package

DESCRIPTION

The *ISSI* IS61VPD51232, IS61VPD51236, and IS61VPD10018 are high-speed, low-power synchronous static RAMs designed to provide burstable, high-performance memory for communication and networking applications. The IS61VPD51232 is organized as 524,288 words by 32 bits and the IS61VPD51236 is organized as 524,288 words by 36 bits. The IS61VPD10018 is organized as 1,048,576 words by 18 bits. Fabricated with *ISSI*'s advanced CMOS technology, the device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edgetriggered single clock input.

Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be one to four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written. Byte write operation is performed by using byte write enable (\overline{BWE}).input combined with one or more individual byte write signals (\overline{BWx}). In addition, Global Write (\overline{GW}) is available for writing all bytes at one time, regardless of the byte write controls.

Bursts can be initiated with either $\overline{\text{ADSP}}$ (Address Status Processor) or $\overline{\text{ADSC}}$ (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally and controlled by the $\overline{\text{ADV}}$ (burst address advance) input pin.


The mode pin is used to select the burst sequence order, Linear burst is achieved when this pin is tied LOW. Interleave burst is achieved when this pin is tied HIGH or left floating.

FAST ACCESS TIME


Symbol	Parameter	-200	-166	Units
tka	Clock Access Time	3.1	3.5	ns
tĸc	Cycle Time	5	6	ns
	Frequency	200	166	MHz

This document contains ADVANCE INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.

BLOCK DIAGRAM



PIN CONFIGURATION




PIN DESCRIPTIONS

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A2-A18	Synchronous Address Inputs
ADSC	Synchronous Controller Address Status
ADSP	Synchronous Processor Address Status
ADV	Synchronous Burst Address Advance
BWa-BWd	Synchronous Byte Write Enable
BWE	Synchronous Byte Write Enable
CE, CE2, CE2	Synchronous Chip Enable
CLK	Synchronous Clock

DQa-DQd	Synchronous Data Input/Output
GND	Ground
GW	Synchronous Global Write Enable
MODE	Burst Sequence Mode Selection
ŌĒ	Output Enable
Vcc	+2.5V Power Supply
Vccq	Isolated Output Buffer Supply: +2.5V
ZZ	Snooze Enable



PIN CONFIGURATION




PIN DESCRIPTIONS

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A2-A18	Synchronous Address Inputs
ADSC	Synchronous Controller Address Status
ADSP	Synchronous Processor Address Status
ADV	Synchronous Burst Address Advance
BWa-BWd	Synchronous Byte Write Enable
BWE	Synchronous Byte Write Enable
CE, CE2, CE2	Synchronous Chip Enable
CLK	Synchronous Clock
DQa-DQd	Synchronous Data Input/Output

DQPa-DQPd	Parity Data Input/Output
GND	Ground
GW	Synchronous Global Write Enable
MODE	Burst Sequence Mode Selection
ŌĒ	Output Enable
TMS, TDI, TCK, TDO	JTAG Boundary Scan Pins
Vcc	+2.5V Power Supply
Vccq	Isolated Output Buffer Supply: +2.5V
ZZ	Snooze Enable

PIN CONFIGURATION



PIN DESCRIPTIONS

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A2-A19	Synchronous Address Inputs
ADSC	Synchronous Controller Address Status
ADSP	Synchronous Processor Address Status
ADV	Synchronous Burst Address Advance
BWa-BWd	Synchronous Byte Write Enable
BWE	Synchronous Byte Write Enable
CE, CE2, CE2	Synchronous Chip Enable
CLK	Synchronous Clock
DQa-DQd	Synchronous Data Input/Output

DQPa-DQPb	Parity Data I/O; DQPa is parity for DQa1-8; DQPb is parity for DQb1-8
GND	Ground
GW	Synchronous Global Write Enable
MODE	Burst Sequence Mode Selection
ŌĒ	Output Enable
TMS, TDI, TCK, TDO	JTAG Boundary Scan Pins
Vcc	+2.5V Power Supply
Vccq	Isolated Output Buffer Supply: +2.5V
ZZ	Snooze Enable



TRUTH TABLE(1-8) (3CE option)

OPERATION	ADDRESS	Œ	CE2	CE2	ZZ	ADSP	ADSC	ĀDV	WRITE	ŌĒ	CLK	DQ
Deselect Cycle, Power-Down	None	Н	Х	Х	L	Χ	L	Χ	Х	Х	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Χ	L	L	L	Χ	Χ	Х	Х	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Н	Χ	L	L	Χ	Χ	Χ	Χ	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Χ	L	L	Н	L	Χ	Χ	Χ	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Н	Х	L	Н	L	Χ	Х	Х	L-H	High-Z
Snooze Mode, Power-Down	None	Χ	Χ	Х	Н	Χ	Χ	Χ	Χ	Х	Χ	High-Z
Read Cycle, Begin Burst	External	L	L	Н	L	L	Χ	Χ	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	L	Н	L	L	Χ	Χ	Χ	Н	L-H	High-Z
Write Cycle, Begin Burst	External	L	L	Н	L	Н	L	Χ	L	Χ	L-H	D
Read Cycle, Begin Burst	External	L	L	Н	L	Н	L	Χ	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	L	Н	L	Н	L	Χ	Н	Н	L-H	High-Z
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Χ	Χ	Х	L	Н	Н	L	Н	Н	L-H	High-Z
Read Cycle, Continue Burst	Next	Н	Χ	Х	L	Χ	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Χ	Х	L	Χ	Н	L	Н	Н	L-H	High-Z
Write Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	L	Χ	L-H	D
Write Cycle, Continue Burst	Next	Н	Χ	Χ	L	Χ	Н	L	L	Χ	L-H	D
Read Cycle, Suspend Burst	Current	Χ	Χ	Χ	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Χ	Χ	Х	L	Н	Н	Н	Н	Н	L-H	High-Z
Read Cycle, Suspend Burst	Current	Н	Χ	Х	L	Χ	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Χ	Χ	L	Χ	Н	Н	Н	Н	L-H	High-Z
Write Cycle, Suspend Burst	Current	Χ	Χ	Χ	L	Н	Н	Н	L	Х	L-H	D
Write Cycle, Suspend Burst	Current	Н	Χ	Χ	L	Χ	Н	Н	L	Χ	L-H	D

NOTE:

- 1. X means "Don't Care." H means logic HIGH. L means logic LOW.
- 2. For WRITE, L means one or more byte write enable signals (BWa, BWb, BWc or BWd) and BWE are LOW or GW is LOW. WRITE = H for all BWx, BWE, GW HIGH.
- 3. BWa enables WRITEs to DQa's and DQPa. BWb enables WRITEs to DQb's and DQPb. BWc enables WRITEs to DQc's and DQPc. BWd enables WRITEs to DQd's and DQPd are only available on the x18 and x36 versions. DQPc and DQPd are only available on the x36 version.
- 4. All inputs except $\overline{\text{OE}}$ and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 5. Wait states are inserted by suspending burst.
- 6. For a WRITE operation following a READ operation, OE must be HIGH before the input data setup time and held HIGH during the input data hold time.
- 7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 8. ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE LOW or GW LOW for the subsequent L-H edge of CLK. See WRITE timing diagram for clarification.

TRUTH TABLE⁽¹⁻⁸⁾ (1CE option)

NEXT CYCLE	ADDRESS	CE	ADSP	ADSC	ĀDV	WRITE	ŌĒ	DQ
Deselected	None	Н	Х	L	Х	Х	Х	High-Z
Read, Begin	External	L	L	Х	Χ	Х	L	Q
Read, Begin	External	L	L	Х	Х	Х	Н	High-Z
Write, Begin	Current	L	Н	L	Χ	Write	Х	D
Read, Begin	External	L	Н	L	Χ	Read	L	Q
Read, Begin	External	L	Н	L	Χ	Read	Н	High-Z
Read, Burst	Next	Х	Н	Н	L	Read	L	Q
Read, Burst	Next	Х	Н	Н	L	Read	Н	High-Z
Read, Burst	Next	Н	Х	Н	L	Read	L	Q
Read, Burst	Next	Н	Х	Н	L	Read	Н	High-Z
Write, Burst	Next	Х	Н	Н	L	Write	Χ	D
Write, Burst	Next	Н	Х	Н	L	Write	Χ	D
Read, Suspend	Current	Х	Н	Н	Н	Read	L	Q
Read, Suspend	Current	Х	Н	Н	Н	Read	Н	High-Z
Read, Suspend	Current	Н	Х	Н	Н	Read	L	Q
Read, Suspend	Current	Н	Х	Н	Н	Read	Н	High-Z
Write, Suspend	Current	Χ	Н	Н	Н	Write	Χ	D
Write, Suspend	Current	Н	Х	Н	Н	Write	Х	D

NOTE:

- 1. X means "Don't Care." H means logic HIGH. L means logic LOW.
- 2. For WRITE, L means one or more byte write enable signals (BWa, BWb, BWc or BWd) and BWE are LOW or GW is LOW. WRITE = H for all BWx, BWE, GW HIGH.
- 3. BWa enables WRITEs to DQa's and DQPa. BWb enables WRITEs to DQb's and DQPb. BWc enables WRITEs to DQc's and DQPc. BWd enables WRITEs to DQd's and DQPd. DQPa and DQPb are only available on the x18 and x36 versions. DQPc and DQPd are only available on the x36 version.
- 4. All inputs except $\overline{\text{OE}}$ and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 5. Wait states are inserted by suspending burst.
- 6. For a WRITE operation following a READ operation, OE must be HIGH before the input data setup time and held HIGH during the input data hold time.
- 7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 8. ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE LOW or GW LOW for the subsequent L-H edge of CLK. See WRITE timing diagram for clarification.

PARTIAL TRUTH TABLE


Function	Ġ₩	BWE	BWa	BWb	BWc	BWd
Read	Н	Н	Χ	Χ	Χ	Χ
Read	Н	L	Н	Н	Н	Н
Write Byte 1	Н	L	L	Н	Н	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х



INTERLEAVED BURST ADDRESS TABLE (MODE = Vcc or No Connect)

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

LINEAR BURST ADDRESS TABLE (MODE = GND)



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
TBIAS	Temperature Under Bias	-40 to +85	°C
Тѕтс	Storage Temperature	-55 to +150	°C
PD	Power Dissipation	1.6	W
Іоит	Output Current (per I/O)	100	mA
VIN, VOUT	Voltage Relative to GND for I/O Pins	-0.5 to Vccq + 0.5	V
Vin	Voltage Relative to GND for for Address and Control Inputs	-0.5 to Vcc + 0.5	V
Vcc	Voltage on Vcc Supply Relatiive to GND	-0.5 to 3.2	V

Notes:

- Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. This device contains circuity to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
- 3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

OPERATING RANGE

Range	Ambient Temperature	Vcc	Vccq
Commercial	0°C to +70°C	2.375-2.625V	2.375-2.625V
Industrial	-40°C to +85°C	2.375-2.625V	2.375-2.625V

DC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -2.0 mA, VCCQ = 2.5V		1.7	_	V
Vol	Output LOW Voltage	IoL = 2.0 mA, Vccq = 2.5V		_	0.7	V
VIH	Input HIGH Voltage	Vccq = 2.5V		1.7	Vccq + 0.3	V
VIL	Input LOW Voltage	Vccq = 2.5V		-0.3	0.7	V
lu	Input Leakage Current	$GND \leq Vin \leq VCCQ^{(2)}$	Com. Ind.	-2 -5	2 5	μA
ILO	Output Leakage Current	$GND \le V_{OUT} \le V_{CCQ}, \overline{OE} = V_{IH}$	Com. Ind.	-2 -5	2 5	μA

POWER SUPPLY CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		-200 Max.	-166 Max.	Unit
Icc	AC Operating Supply Current	Device Selected, All Inputs = V _{IL} or V _{IH} OE = V _{IH} , Vcc = Max. Cycle Time ≥ tκc min.	Com. Ind.	300 325	275 300	mA mA
Isb	Standby Current	Device Deselected, Vcc = Max., All Inputs = V _{IH} or V _{IL} CLK Cycle Time ≥ tκc m	Com. Ind. iin.	70 80	60 70	mA mA

Notes:

^{1.} The MODE pin has an internal pullup. This pin may be a No Connect, tied to GND, or tied to Vcc.

^{2.} The MODE pin should be tied to Vcc or GND. It exhibits $\pm 10~\mu A$ maximum leakage current when tied to - GND + 0.2V or \geq Vcc - 0.2V.



CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF


Notes:


- Tested initially and after any design or process changes that may affect these parameters.
 Test conditions: TA = 25°C, f = 1 MHz, Vcc = 3.3V.


AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 2.5V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	Vcca/2V
Output Load	See Figures 1 and 2

AC TEST LOADS







READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

		-200		-166	-166	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
fmax	Clock Frequency	_	200	_	166	MHz
tĸc	Cycle Time	5	_	6	_	ns
tкн	Clock High Pulse Width	2	_	2.3	_	ns
tĸL	Clock Low Pulse Width	2	_	2.3	_	ns
tka	Clock Access Time	_	3.1	_	3.5	ns
tkqx ⁽¹⁾	Clock High to Output Invalid	1.0	_	1.5	_	ns
tkqlz ^(1,2)	Clock High to Output Low-Z	0	_	0	_	ns
tkqhz ^(1,2)	Clock High to Output High-Z	_	3.1	_	3.5	ns
toeq	Output Enable to Output Valid	_	3.1	_	3.5	ns
toelz(1,2)	Output Enable to Output Low-Z	0	_	0	_	ns
toehz ^(1,2)	Output Enable to Output High-Z	_	3.0	_	3.2	ns
tas	Address Setup Time	1.5	_	1.5	_	ns
tss	Address Status Setup Time	1.5	_	1.5	_	ns
tws	Write Setup Time	1.5	_	1.5	_	ns
tces	Chip Enable Setup Time	1.5	_	1.5	_	ns
tavs	Address Advance Setup Time	1.5	_	1.5	_	ns
tah	Address Hold Time	0.5	_	0.5	_	ns
tsн	Address Status Hold Time	0.5	_	0.5	_	ns
twн	Write Hold Time	0.5	_	0.5	_	ns
tceн	Chip Enable Hold Time	0.5	_	0.5	_	ns
tavh	Address Advance Hold Time	0.5	_	0.5	_	ns


Note:

^{1.} Guaranteed but not 100% tested. This parameter is periodically sampled.

 $^{2. \ \, \}text{Tested with load in Figure 2}.$



READ/WRITE CYCLE TIMING






WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

		-200 -166				
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tкc	Cycle Time	5	_	6	_	ns
tкн	Clock High Pulse Width	2	_	2.3	_	ns
tĸL	Clock Low Pulse Width	2	_	2.3	_	ns
tas	Address Setup Time	1.5	_	1.5	_	ns
tss	Address Status Setup Time	1.5	_	1.5	_	ns
tws	Write Setup Time	1.5	_	1.5	_	ns
tos	Data In Setup Time	1.5	_	1.5	_	ns
tces	Chip Enable Setup Time	1.5	_	1.5	_	ns
tavs	Address Advance Setup Time	1.5	_	1.5	_	ns
tah	Address Hold Time	0.5	_	0.5	_	ns
tsн	Address Status Hold Time	0.5	_	0.5	_	ns
tон	Data In Hold Time	0.5	_	0.5	_	ns
twн	Write Hold Time	0.5	_	0.5	_	ns
tceh	Chip Enable Hold Time	0.5	_	0.5	_	ns
tavh	Address Advance Hold Time	0.5	_	0.5	_	ns


WRITE CYCLE TIMING



SNOOZE MODE ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Max.	Unit
ISB2	Current during SNOOZE MODE	$ZZ \ge Vih$	_	15	mA
tpds	ZZ active to input ignored		_	2	cycle
tpus	ZZ inactive to input sampled		2		cycle
tzzı	ZZ active to SNOOZE current		_	2	cycle
trzzi	ZZ inactive to exit SNOOZE current		0		ns

SNOOZE MODE TIMING





IEEE 1149.1 SERIAL BOUNDARY SCAN (JTAG)

The IS61VPS51236 and IS61VPS10018 have a serial boundary scan Test Access Port (TAP) in the PBGA package only. (Not available in TQFP package or with the IS61VPS51232.) This port operates in accordance with IEEE Standard 1149.1-1900, but does not include all functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because they place added delay in the critical speed path of the SRAM. The TAP controller operates in a manner that does not conflict with the performance of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC standard 2.5V I/O logic levels.

DISABLING THE JTAG FEATURE

The SRAM can operate without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (GND) to prevent clocking of the device. TDI and TMS are internally pulled up and may be disconnected. They may alternately be connected to Vcc through a pull-up resistor. TDO should be left disconnected. On power-up, the device will start in a reset state which will not interfere with the device operation.

TEST ACCESS PORT (TAP) - TEST CLOCK

The test clock is only used with the TAP controller. All inputs are captured on the rising edge of TCK and outputs are driven from the falling edge of TCK.


TEST MODE SELECT (TMS)

The TMS input is used to send commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left disconnected if the TAP is not used. The pin is internally pulled up, resulting in a logic HIGH level.

TEST DATA-IN (TDI)

The TDI pin is used to serially input information to the registers and can be connected to the input of any register. The register between TDI and TDO is chosen by the instruction loaded into the TAP instruction register. For information on instruction register loading, see the TAP Controller State Diagram. TDI is internally pulled up and can be disconnected if the TAP is unused in an application. TDI is connected to the Most Significant Bit (MSB) on any register.

TAP CONTROLLER BLOCK DIAGRAM



TEST DATA OUT (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending on the current state of the TAP state machine (see TAP Controller State Diagram). The output changes on the falling edge of TCK and TDO is connected to the Least Significant Bit (LSB) of any register.

PERFORMING A TAP RESET

A Reset is performed by forcing TMS HIGH (Vcc) for five rising edges of TCK. RESET may be performed while the SRAM is operating and does not affect its operation. At power-up, the TAP is internally reset to ensure that TDO comes up in a high-Z state.

TAP REGISTERS

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK and output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins. (See TAP Controller Block Diagram) At power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as previously described.

When the TAP controller is in the CaptureIR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain states. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register

is set LOW (GND) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices. The x36 configuration has a 70-bit-long register and the x18 configuration has a 51-bit-long register. The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Scan Register Sizes

Register Name	Bit Size (x18)	Bit Size (x36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan	51	70

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded to the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has vendor code and other information described in the Identification Register Definitions table.

IDENTIFICATION REGISTER DEFINITIONS

Instruction Field	Description	512K x 36	1M x 18
Revision Number (31:28)	Reserved for version number.	xxxx	xxxx
Device Depth (27:23)	Defines depth of SRAM. 512K or 1M	00111	01000
Device Width (22:18)	Defines with of the SRAM. x36 or x18	00100	00011
ISSI Device ID (17:12)	Reserved for future use.	xxxxx	xxxxx
ISSI JEDEC ID (11:1)	Allows unique identification of SRAM vendor.	00011010101	00011010101
ID Register Presence (0)	Indicate the presence of an ID register.	1	1

TAP INSTRUCTION SET

Eight instructions are possible with the three-bit instruction register and all combinations are listed in the Instruction Code table. Three instructions are listed as RESERVED and should not be used and the other five instructions are described below. The TAP controller used in this SRAM is not fully compliant with the 1149.1 convention because some mandatory instructions are not fully implemented. The TAP controller cannot be used to load address, data or control signals and cannot preload the Input or Output buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; instead it performs a capture of the Inputs and Output ring when these instructions are executed. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted from the instruction register through the TDI and TDO pins. To execute an instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. Because EXTEST is not implemented in the TAP controller, this device is not 1149.1 standard compliant. The TAP controller recognizes an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is a difference between the instructions, unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the TAP controller is not fully 1149.1 compliant. When the SAMPLE/PRELOAD instruction is loaded to the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

It is important to realize that the TAP controller clock operates at a frequency up to 10 MHz, while the SRAM clock runs more than an order of magnitude faster. Because of the clock frequency differences, it is possible that during the Capture-DR state, an input or output will under-go a transition. The TAP may attempt a signal capture while in transition (metastable state). The device will not be harmed, but there is no guarantee of the value that will be captured or repeatable results.

To guarantee that the boundary scan register will capture the correct signal value, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (tcs and tch). To insure that the SRAM clock input is captured correctly, designs need a way to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is not an issue, it is possible to capture all other signals and simply ignore the value of the CLK and $\overline{\text{CLK}}$ captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP into the Update to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.


RESERVED

These instructions are not implemented but are reserved for future use. Do not use these instructions.

INSTRUCTION CODES

Code	Instruction	Description
000	EXTEST	Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant.
001	IDCODE	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
010	SAMPLE Z	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
011	RESERVED	Do Not Use: This instruction is reserved for future use.
100	SAMPLE/PRELOAD	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
101	RESERVED	Do Not Use: This instruction is reserved for future use.
110	RESERVED	Do Not Use: This instruction is reserved for future use.
111	BYPASS	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

TAP CONTROLLER STATE DIAGRAM





TAP Electrical Characteristics Over the Operating Range^(1,2)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V _{OH1}	Output HIGH Voltage	Iон = −2.0 mA	1.7	_	V
V _{OH2}	Output HIGH Voltage	Iон = −100 mA	2.1	_	V
V _{OL1}	Output LOW Voltage	IoL = 2.0 mA	_	0.7	V
V _{OL2}	Output LOW Voltage	IoL = 100 mA	_	0.2	V
VIH	Input HIGH Voltage		1.7	Vcc +0.3	V
VIL	Input LOW Voltage	IOLT = 2mA	-0.3	0.7	V
lx	Input Load Current	$GND \leq V \; I \leq V_DDQ$	– 5	5	mA

Notes:

1. All Voltage referenced to Ground.

2. Overshoot: VIH (AC) \leq VDD +1.5V for t \leq tTCYC/2, Undershoot:VIL (AC) \leq 0.5V for t \leq tTCYC/2,

Power-up: $V_{IH} < 2.6 \text{V}$ and $V_{DD} < 2.4 \text{V}$ and $V_{DDQ} < 1.4 \text{V}$ for t < 200 ms.

TAP AC ELECTRICAL CHARACTERISTICS(1) (OVER OPERATING RANGE)

Symbol	Parameter		Max.	Unit
trcyc	TCK Clock cycle time	100	_	ns
fTF	TCK Clock frequency	_	10	MHz
tтн	TCK Clock HIGH	40	_	ns
t⊤∟	TCK Clock LOW	40	_	ns
t TMSS	TMS setup to TCK Clock Rise	10	_	ns
ttdis	TDI setup to TCK Clock Rise	10	_	ns
tcs	Capture setup to TCK Rise	10	_	ns
t TMSH	TMS hold after TCK Clock Rise	10	_	ns
t TDIH	TDI Hold after Clock Rise	10	_	ns
tсн	Capture hold after Clock Rise	10	_	ns
t TDOV	TCK LOW to TDO valid	_	20	ns
tтрох	TCK LOW to TDO invalid	0	_	ns

Notes:


 $^{7.\} tcs\ and\ tch refer\ to\ the\ set-up\ and\ hold\ time\ requirements\ of\ latching\ data\ from\ the\ boundary\ scan\ register.$

^{8.} Test conditions are specified using the load in TAP AC test conditions. $t_R/t_F = 1$ ns.


TAP AC TEST CONDITIONS

Input pulse levels	0 to 2.5V
Input rise and fall times	1ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

TAP Output Load Equivalent



TAP TIMING





BOUNDARY SCAN ORDER (512K X 36)

Bit #	Signal Name	Bump ID									
1	Α	2R	19	DQb	7G	37	BWa	5L	55	DQd	2K
2	Α	ЗТ	20	DQb	6F	38	BWb	5G	56	DQd	1L
3	Α	4T	21	DQb	7E	39	BWc	3G	57	DQd	2M
4	Α	5T	22	DQb	6D	40	BWd	3L	58	DQd	1N
5	Α	6R	23	DQb	7H	41	Α	2B	59	DQd	2P
6	Α	3B	24	DQb	6G	42	CE	4E	60	DQd	1K
7	Α	5B	25	DQb	6E	43	Α	3A	61	DQd	2L
8	DQa	6P	26	DQb	7D	44	Α	2A	62	DQd	2N
9	DQa	7N	27	Α	6A	45	DQc	2D	63	DQd	1P
10	DQa	6M	28	Α	5A	46	DQc	1E	64	MODE	3R
11	DQa	7L	29	ADV	4G	47	DQc	2F	65	Α	2C
12	DQa	6K	30	ADSP	4A	48	DQc	1G	66	Α	3C
13	DQa	7P	31	ADSC	4B	49	DQc	1D	67	Α	5C
14	DQa	6N	32	OE	4F	50	DQc	1D	68	Α	6C
15	DQa	6L	33	BWE	4M	51	DQc	2E	69	A1	4N
16	DQa	7K	34	GW	4H	52	DQc	2G	70	A0	4P
17	ZZ	7T	35	CLK	4K	53	DQc	1H			
18	DQb	6H	36	Α	6B	54	NC	5R			

BOUNDARY SCAN ORDER (1M X 18)

Bit #	Signal Name	Bump ID									
1	Α	2R	14	DQa	7G	27	CLK	4K	40	DQb	2K
2	Α	2T	15	DQa	6F	27	Α	6B	41	DQb	1L
3	Α	ЗТ	16	DQa	7E	29	BWa	5L	42	DQb	2M
4	Α	5T	17	DQa	6D	30	BWb	3G	43	DQb	1N
5	Α	6R	18	Α	6T	31	Α	2B	44	DQb	2P
6	Α	3B	19	Α	6A	32	CE	4E	45	MODE	3R
7	Α	5B	20	Α	5A	33	Α	ЗА	46	Α	2C
8	DQa	7P	21	ADV	4G	34	Α	2A	47	Α	3C
9	DQa	6N	22	ADSP	4A	35	DQb	1D	48	Α	5C
10	DQa	6L	23	ADSC	4B	36	DQb	2E	49	Α	6C
11	DQa	7K	24	OE	4F	37	DQb	2G	50	A1	4N
12	ZZ	7T	25	BWE	4M	38	DQb	1H	51	A0	4P
13	DQa	6H	26	GW	4H	39	NC	5R			

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed	Order Part Number	Package		
200 MHz	IS61VPD51232-200TQ	TQFP		
166 MHz	IS61VPD51232-166TQ	TQFP		

Industrial Range: -40°C to +85°C

Speed	Order Part Number	Package		
200 MHz	IS61VPD51232-200TQI	TQFP		
166 MHz	IS61VPD51232-166TQI	TQFP		

Commercial Range: 0°C to +70°C

Speed	Order Part Number	Package
200 MHz	IS61VPD51236-200TQ	TQFP
	IS61VPD51236-200B	PBGA
166 MHz	IS61VPD51236-166TQ	TQFP
	IS61VPD51236-166B	PBGA

Industrial Range: -40°C to +85°C

Speed	Order Part Number	Package
200 MHz	IS61VPD51236-200TQI IS61VPD51236-200BI	TQFP PBGA
166 MHz	IS61VPD51236-166TQI IS61VPD51236-166BI	TQFP PBGA

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed	Order Part Number	Package
200 MHz	IS61VPD10018-200TQ IS61VPD10018-200B	TQFP PBGA
166 MHz	IS61VPD10018-166TQ IS61VPD10018-166B	TQFP PBGA

Industrial Range: -40°C to +85°C

Speed	Order Part Number	Package
200 MHz	IS61VPD10018-200TQI IS61VPD10018-200BI	TQFP PBGA
166 MHz	IS61VPD10018-166TQI IS61VPD10018-166BI	TQFP PBGA



Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774

Fax: (408) 588-0806 E-mail: sales@issi.com

www.issi.com