

64K x 16 LOW VOLTAGE, ULTRA-LOW POWER CMOS STATIC RAM

ADVANCE INFORMATION
DECEMBER 1998

FEATURES

- Access time: 200 ns
- CMOS low power operation
 - 40 mW (typical) operating
 - 90 μ W (typical) standby
- TTL compatible interface levels
- Single 1.8V-2.7V power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- Available in Jedec Std 44-pin SOJ package, 44-pin TSOP (Type II), and 48-pin mini BGA


DESCRIPTION

The *ISSI* IS62U6416LL is an ultra-low power, 1,048,576-bit static RAM organized as 65,536 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques yields access times as fast as 200 ns with low power consumption.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.


FUNCTIONAL BLOCK DIAGRAM




The specification contains ADVANCE INFORMATION. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1998, Integrated Silicon Solution, Inc.

PIN CONFIGURATIONS


44-Pin SOJ



44-Pin TSOP



48-Pin mini BGA (Top View)



PIN DESCRIPTIONS

A0-A15	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
\overline{WE}	Write Enable Input
\overline{LB}	Lower-byte Control (I/O0-I/O7)
\overline{UB}	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	\overline{WE}	\overline{CE}	\overline{OE}	\overline{LB}	\overline{UB}	I/O Pin		Vcc Current
						I/O0-I/O7	I/O8-I/O15	
Not Selected	X	H	X	X	X	High-Z	High-Z	ISB1, ISB2
Output Disabled	H	L	H	X	X	High-Z	High-Z	Icc
	X	L	X	H	H	High-Z	High-Z	
Read	H	L	L	L	H	DOUT	High-Z	Icc
	H	L	L	H	L	High-Z	DOUT	
	H	L	L	L	L	DOUT	DOUT	
Write	L	L	X	L	H	DIN	High-Z	Icc
	L	L	X	H	L	High-Z	DIN	
	L	L	X	L	L	DIN	DIN	
	L	L	X	H	L	DIN	DIN	

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0.4 to 1.8V ⁽¹⁾
Input Rise and Fall Times	5 ns
Input and Output Timing and Reference Level	0.9V ⁽¹⁾
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1.




Figure 2.




Figure 3.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.5	W
I _{OUT}	DC Output Current (LOW)	20	mA

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	1.8V (Min.) to 2.7V (Max.)
Industrial	-40°C to +85°C	1.8V (Min.) to 2.7V (Max.)

DC ELECTRICAL CHARACTERISTICS (Over Operating Range Unless Otherwise Specified)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -0.44 mA	1.6	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 0.33 mA	—	0.4	V
V _{IH}	Input HIGH Voltage		1.6	V _{CC} + 0.2	V
V _{IL} ⁽¹⁾	Input LOW Voltage		-0.2	0.4	V
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{CC}	-1	1	μA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{CC} , Outputs Disabled	-1	1	μA

Note:

1. V_{IL} (min.) = -1.5V for pulse width less than 30 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range Unless Otherwise Specified)

Symbol	Parameter	Test Conditions		-200		Unit
				Min.	Max.	
I _{CC}	V _{CC} Dynamic Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX} CE = V _{IH}	Com.	—	25	mA
			Ind.	—	40	
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} CE ≥ V _{IH} , f = 0	Com.	—	0.3	mA
			Ind.	—	0.3	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max., CE ≥ V _{CC} - 0.2V, V _{IN} ≤ 0.2V, f = 0	Com.	—	5	μA
			Ind.	—	5	

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency; f = 0 means no input lines change.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	8	pF
C _{OUT}	Input/Output Capacitance	V _{OUT} = 0V	10	pF

Note:

1. Tested initially and after any design or process changes that may affect these parameters.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾



(Over Operating Range)

Symbol	Parameter	-200		Unit
		Min.	Max.	
t _{RC}	Read Cycle Time	200	—	ns
t _{AA}	Address Access Time	—	200	ns
t _{OHA}	Output Hold Time	20	—	ns
t _{ACE}	$\overline{\text{CE}}$ Access Time	—	200	ns
t _{DOE}	$\overline{\text{OE}}$ Access Time	—	100	ns
t _{HZOE⁽²⁾}	$\overline{\text{OE}}$ to High-Z Output	0	50	ns
t _{LZOE⁽²⁾}	$\overline{\text{OE}}$ to Low-Z Output	20	—	ns
t _{HZCE⁽²⁾}	$\overline{\text{CE}}$ to High-Z Output	0	50	ns
t _{LZCE⁽²⁾}	$\overline{\text{CE}}$ to Low-Z Output	30	—	ns
t _{BA}	$\overline{\text{LB}}, \overline{\text{UB}}$ Access Time	—	100	ns
t _{HZB}	$\overline{\text{LB}}, \overline{\text{UB}}$ to High-Z Output	0	50	ns
t _{LZB}	$\overline{\text{LB}}, \overline{\text{UB}}$ to Low-Z Output	20	—	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4 to 1.8V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured $\pm 500\text{mV}$ from steady-state voltage. Not 100% tested.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)READ CYCLE NO. 2^(1,3)**Notes:**

1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , \overline{CE} , \overline{UB} , or $\overline{LB} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transition.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)


Symbol	Parameter	-200		Unit
		Min.	Max.	
t _{WC}	Write Cycle Time	200	—	ns
t _{SCE}	\overline{CE} to Write End	160	—	ns
t _{AW}	Address Setup Time to Write End	160	—	ns
t _{HA}	Address Hold from Write End	0	—	ns
t _{SA}	Address Setup Time	0	—	ns
t _{PWB}	\overline{LB} , \overline{UB} Valid to End of Write	160	—	ns
t _{PWE}	\overline{WE} Pulse Width	160	—	ns
t _{SD}	Data Setup to Write End	160	—	ns
t _{HD}	Data Hold from Write End	0	—	ns
t _{HZWE⁽³⁾}	\overline{WE} LOW to High-Z Output	—	50	ns
t _{LZWE⁽³⁾}	\overline{WE} HIGH to Low-Z Output	20	—	ns

Notes:


1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.8V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage.

DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
V _{DR}	V _{CC} for Data Retention	$\overline{CE} \geq V_{CC} - 0.2V$	1.5	—	V
I _{DR}	Data Retention Current	$V_{CC} = V_{DR}$ $\overline{CE} \geq V_{CC} - 0.2V$	—	5.0	μA
t _{SDR}	Data Retention Set up Time	See Data Retention Waveform	0	—	ns
t _{RDR}	Recovery Time	See Data Retention Waveform	t _{RC}	—	ns

DATA RETENTION TIMING DIAGRAM

AC WAVEFORMS

WRITE CYCLE NO. 1^(1,2) (\overline{WE} Controlled)**Notes:**

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the \overline{CE} and \overline{WE} inputs and at least one of the \overline{LB} and \overline{UB} inputs being in the LOW state.
2. WRITE = $(\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE})$.

ORDERING INFORMATION**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
200	IS62U6416LL-20T	Plastic TSOP (Type II)
	IS62U6416LL-20K	400-mil Plastic SOJ
	IS62U6416LL-20B	Mini BGA (6mm x 8mm)

ORDERING INFORMATION**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
200	IS62U6416LL-20TI	Plastic TSOP (Type II)
	IS62U6416LL-20KI	400-mil Plastic SOJ
	IS62U6416LL-20BI	Mini BGA (6mm x 8mm)

NOTICE

Integrated Silicon Solution, Inc., reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. Integrated Silicon Solution, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, Integrated Silicon Solution, Inc. shall not be liable for any damages arising as a result of any error or omission.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of Integrated Silicon Solution, Inc. is adequately protected under the circumstances.

Copyright 1998 Integrated Silicon Solution, Inc.

Reproduction in whole or in part, without the prior written consent of Integrated Silicon Solution, Inc., is prohibited.