



III Dell	i i i i i i i i i i i i i i i i i i i	
Pin No.	Symbol	Function
1	RFI	Reference Fre quency
		High sensitivity preamplifier input for the r-counter. The input can be AC-coupled for small input signals or DC-coupled for large input signals.
2	VSS	Ground for the digital logic
3	EN	3-Wire Interface: Enable
		Enable line of the serial interface with internal pull-up resistor. When $EN = H$, the input signals CLK and DATA are internally disabled. When $EN = L$, the received data is transferred to the latches on the positive edge of the EN-signal.
4	DATA	3-Wire Interface: Data
		Serial data input with internal pull-up resistor. The last two bits before the EN-signal define the destination address.
5	CLK	3-Line Interface : Clock
		Clock line with internal pull-up resistor. The serial data is read into the internal shift register on the positive edge (see pulse diagram for serial data control)
6	VDD	Positive supply voltage for the digital logic
7	MOD	Modulus Control
		for external dual modulus prescaler. The modulus output is low at the beginning of the cycle. When the a-counter has reached its set value, MOD switches to high. When the n-counter has reached its set value, MOD switches to low and the cycle starts again. When the prescaler has the counter factor P or P+1 (P for MOD = H, P+1 for MOD =L), the overall scaling factor is NP + A. The value of the a-counter must be smaller than that of the n-counter. The trigger edge of the modulus signal to the input signal can be selected (see programming tables and MOD A, B) according to the needs of the prescaler. In single modulus operation and for standby operation in dual modulus operation, the output is low.
8	VFI	VCO-Frequency
		High sensitivity preamplifier input for the n-counter. The input can be AC-coupled for small input signals or DC-coupled for large input signals.
9	AVSS	Ground for the analog logic
		(Note: The pins VDD and AVDD and also pins VSS and AVSS must have the same su pply volta ge.)
10	PD	Phase Detector
		Tristate charge pump output. The level of the charge pump output current can be programmed using the digital interface. frequency DVFI < DRFI
11	AVDD	Positive supply voltage for the analog logic
		(Note: The pins VDD and AVDD and also pins VSS and AVSS must have the same su pply volta ge.)
12	PO1	Programmable Out put
		for the signals DRFIN, PHIV, PHIVN and PROBIT. (DRFIN, DVFIN, PHIVN are the inverted signals of DRFI, DVFI, PHIV.)
13	PO2	Programmable I/O-Pin
		for the output signals DVFI, PHIR and the input signal IREF
		 The signals PHIR and PHIV are the digital output signals of the phase and frequency detector for use with external active current sources. The signals DRFIN and DVFIN are the scaled down signals of the reference frequency and VCO-frequency. The programmed bit PROBIT is assigned to the PO1 output in the internal charge pump mode. The standby mode does not affect this function. In the internal charge pump mode the input signal IREF determines the value of the PD-output current.
14	LD	Lock Detector (open drain)
		Unipolar output of the phase detector in the form of a pulse-width modulated signal. The LD-pulse width corresponds to the phase difference. In the locked state the LD-signal is at H-level. In standby mode the output is resistive.



PLL-FREQUENCY SYNTHESIZER PROPOSED DATA SHEET

Theory of Operation	The TH7010 is a PLL frequency synthesizer intended for use in a frequency generation loop	The division ratio can be calculated as follows :		
	with a dual modulus prescaler and a VCO. The VCO frequency is divided by the external dual modulus prescaler. This divided signal is fed to	FVCO = (N x P + A) / R x FREF		
	the internal A and N counters. The reference	FVCO : Output frequency of the external VCO		
	frequency is fed to an internal R counter to define	FREF : Reference oscillator frequency		
	the channel spacing. Both frequencies are	N : divide ratio of the N counter $3 \le N \le 16380$		
	compared in the phase detector which drives the charge pump. A lock detect is provided to monitor	A : divide ratio of the A counter $0 \le A \le 127$		
	the lock state of the loop. All blocks are program-	R : divide ratio of the R counter $3 \le R \le 65535$		
	med by a 3 wire interface.	P : divide ratio of the external dual modulus prescaler		
The phase	The phase, detector is a digital edge sensitive	If V/EL > REL the charge nump sinks a negative		
detector and	comparator with UP and DOWN outputs. Both	current from the external loop filter.		
cnarge pump	PO2. The phase detector drives a charge pump	I he charge pump output can be inverted by software.		
	current can be programmed in 8 steps between 0.125 mA and 2 mA with a reference current of $100 \ \mu$ A.	Anti-backlash pulses are generated to extend the very short phase difference between VFI and RF		
	If VFI < RFI, the charge pump delivers a positive current to the external loop filter.			
Programming	The TH7010 can be programmed through a 3 wire interface. Four different words can be sent over	The programming of the device must start with the loading of the Status Register.		
	this interface to program the internal registers. All four words have a 2 bit address part and a variable data part. When $EN = L$ the data is transferred. It is loaded into the internal registers at the rising edge of EN. The last two bits which are transferred form the address bits. When	The N, A and R counters can be loaded synchronously or asynchronously. If synchronous loadin is selected, all counters are loaded when they reach the value zero. As a result, the phase difference between the divided VFI and RFI signals remains the same.		
	EN = H, the input signals CLK and DATA are internally disabled.	For synchronous loading the following order of programming must be followed :		
	The Status Register contains all status informa- tion.	1. programming of synchronous loading using th Status Register		
	The Reduced Status Register is a reduced	2. programming of the R counter		
	The N and A Counter Register and the R Counter Register contain the applicable counter values.	 programming of the N/A counter. The rising edge of EN enables the synchronous loading of all counters at their zero value. 		
Ctondby	The TH7010 has two standby modes			
Stanuby	In standby mode 1, the whole device is powered do	wn with the exception of the serial interface		
	In standby mode 2, the serial interface and the inpu down.	t amplifiers are active. All other parts are powered		



Interna	nternal Registers																
R Counter Re gister																	
1	1	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R134	R14	R15	R16
Note: F	R16 is th	e MSB c	of the R o	counter	/alue. R'	16 is the	first bit v	which is	transferr	ed to the	e TH701	О.					

N & A	Coun	ter Re	gister																			
Dual	Mode																					
0	1	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N14	A1	A2	A3	A4	A5	A6	A7
Single	e Mode	;																				
0	1	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N14							
Note:	Note: N14 is the MSB of the N counter value; A7 is the MSB of the A counter value. A7 is the first bit which is transferred to the TH7010.																					

Redu	ced St	atus Re	e giste	er						
0	0	B14	B13	B12	B11					
B11 is transf	B11 is the first bit which is transferred to the TH7010.									

Iax. Unit .210 mA .300 mA .420 mA
210 mA 300 mA 420 mA
300 mA 420 mA
.420 mA
.600 mA
.840 mA
.200 mA
.680 mA
.400 mA
50 nA

Anti Backla	ish Pulse Wie	dth							
B8	B7	Min.	Тур.	Max.	Unit				
0	0	1.6	2	2.4	ns				
0	1	3.2	4	4.8	ns				
1	0	4.8	6	7.2	ns				
1	1	8	10	12	ns				
The above	values are va	alid for VDD = 4.5 5.5 V							
0	0	1.2	2	2.4	ns				
0	1	2.4	4	5.6	ns				
1	0	3.6	6	7.2	ns				
1	1	8	10	12	ns				
The above values are valid for VDD = 2.7 3.3 V									
The best system performance is reached with the shortest ABL pulse									



PLL-FREQUENCY SYNTHESIZER PROPOSED DATA SHEET Internal Registers Status Re gister B10 B1 0 0 B14 B13 B12 B11 B9 B8 B7 B6 B5 Β4 B3 B2 B1 is the first bit which is transferred to the TH7010. B11 Output bit PROBIT on PO1 0 0 1 1 B10 Input am plifier modes B9 0 0 single mode 1 0 dual mode, FI trigger edge LH 1 0 1 1 dual mode, FI trigger edge HL B6 Stand B y 2 0 device in power down, input amplifiers active B5 Stand B y 1 1 device active 0 device in power down 1 device active B4 PD polarit y 0 negative B3 B2 PO1 PO2 Modes positive 1 DRFIN DRVIN 0 0 test mode Note: Positive means increasing VCO 0 B1 1 PHIV PHIRN Counter loadin g external charge pump mode frequency with increasing voltage 1 0 PHIVN PHIRN external charge pump mode 0 asynchronous counter load 1 1 PROBIT 1 Iref internal charge pump mode synchronous counter load



PLL-FREQUENCY SYNTHESIZER PROPOSED DATA SHEET

Operating	Absolu	ite Maximum Ratin gs								
Characteristics	Sym	Parameter		Condition	Min.	Typ.		Max.	ι	Jnit
	VDD	Power Supply Voltage			- 0.3			7		V
	Vin	Input Voltage			- 0.3		١	VCC + 3		V
	lin	Input Current			- 10			10	1	mA
	TST	Storage Temperature Rang	je		- 40			125		°C
Recommended	Recom	nmended o peratin g condition	ons							
Conditions	Sym	Parameter		Condition	Min.	Typ.		Max.	l	Jnit
	VDD	Power Supply Voltage			2.7			5.5		V
	Тор	Operating Temperature Range			- 40			85		°C
	Tj	Junction Temperature			- 10			150		°C
Current	Curren	t Consum ption								
Consumption	Sym	Parameter		(Condition		Min	Тур.	Max.	Unit
	ls	Current Consumption	VFI =	= 90 MHz, VRI =	10 MHz, lpd =	0.25 mA			3.7	mA
	ls	Current Consumption	Stand	dby					10	μA
			_							
Characteristics	Inputs	VFI VCO Fre quency Input	(pin a	8), RFI Referenc	ce Fre quency	Input (pin 1))			
	Sym	Parameter		Condi	ition	Min.	Тур.	Ma	x.	Unit
	VFI	Input VCO Frequency								
		Dual Mode		VDD = 4.55.5 VDD = 2.7 V	5 V	4 4		66 30	[1] [1]	MHz MHz
		Single Mode		VDD = 4.55.5 VDD = 2.7 V	5 V	4 4		100 100	[2] [2]	MHz MHz
	RFI	Input Reference Frequence	у	VDD = 4.5 V VDD = 2.7 V		4 4		60 30	[3] [3]	MHz MHz
	VFI	Input VCO Frequency		VDD = 2.7 3	3.3 V	1		70)	MHz
	RFI	Input Reference Frequence	у	VDD = 2.7 3	.3 V	1		70)	MHz
	Vin	Input Voltage		f = 4 70 MHz	ː [4]	100			r	mVrms
	Vin	Input Voltage		f = 4 50 MHz	z [5]	100			r	mVrms
	SR	Slew Rate		VDD = 2.7 V	5.5 V	4				V/µs



Characteristics (Continued)

LinearDimensions

Output P	D Phase D	etector (p	in 10)							
B14	B13	B12	Min.	Тур.	Max.	Unit				
0	0	0	0.10	0.175	0.23	mA				
0	0	1	0.14	0.250	0.33	mA				
0	1	0	0.19	0.350	0.47	mA				
0	1	1	0.27	0.500	0.66	mA				
1	0	0	0.41	0.700	0.92	mA				
1	0	1	0.57	1.000	1.32	mA				
1	1	0	0.79	1.400	1.83	mA				
1	1	1	1.13	2.000	2.6	mA				
	Standby			0.1	50	nA				
Note:	Note: These values are valid under the following conditions VDD = $4.5 \dots 5.5 \text{ V}$, Vcp = VDD/2, Iref = $100 \mu \text{A}$.									

Output	Output PO1 Pro grammable Out put (pin 12)											
Sym	Parameter	Condition	Min.	Тур.	Max.	Unit						
VOH	Voltage Output High	IOH = 2 mA [1]	VDD - 0.8			V						
VOL	Voltage Output Low	IOH = 2 mA [1]			0.4	V						
VOH	Voltage Output High	IOH = 1.2 mA [2]	VDD - 0.8			V						
VOL	Voltage Output Low	IOH = 1.2 mA [2]			0.4	V						
Tr	Rise Time	CL = 10 pF [1]		2.6	7.2	ns						
Tf	Fall Time	CL = 10 pF [1]		3	4	ns						
Tr	Rise Time	CL = 10 pF [2]		2.8	14.4	ns						
Tf Fall Time CL = 10 pF [2] 4.5 6 ns												
Note [2 Note [2	Note [1]: VDD = 4.5 5.5 V Note [2]: VDD = 2.7 3.3 V											



Characteristics (Continued)

LinearDimensions

Input -	Out put PO2 Pro gramm	nable In put - Out put (pi	n 12)								
Sym	Parameter	Condition	Min.	Тур.	Max.	Unit					
INPUT											
VOH	Voltage Output High	IOH = 2 mA [1]	VDD - 0.8			V					
VOL	Voltage Output Low	IOH = 2 mA [1]			0.4	V					
VOH	Voltage Output High	IOH = 1.2 mA [2]	VDD - 0.8			V					
VOL	Voltage Output Low	IOH = 1.2 mA [2]			0.4	V					
Tr	Rise Time	CL = 10 pF [1]		2.6	7.2	ns					
Tf	Fall Time	CL = 10 pF [1]		3	4	ns					
Tr	Rise Time	CL = 10 pF [2]		2.8	14.4	ns					
Tf	Fall Time	CL = 10 pF [2]		4.5	6	ns					
OUTP	UT										
Vref	Reference Voltage	Iref = 100 µA	0.8	1.2	1.3	V					
Note [1 Note [2	Note [1]: VDD = 4.5 5.5 V Note [2]: VDD = 2.7 3.3 V										

Ouput						
Sym	Parameter	Condition	Min.	Тур.	Max.	Unit
VOL	Voltage Output Low	IOL = 0.5 mA [1]			0.4	V
VOL	Voltage Output Low	IOL = 0.5 mA [2]			0.4	V
Tf	Fall Time	CL = 10 pF [1]		3.6	6	ns
Tf	Fall Time	CL = 10 pF [2]		4.5	10	ns
Note [1 Note [2						





PLL-FREQUENCY SYNTHESIZER PROPOSED DATA SHEET

Characteristics (Continued)

Output MOD Modulus Control Out put (pin 7)								
Sym	Parameter	Condition	Min.	Typ.	Max.	Unit		
VOH	Voltage Output High	IOH = - 0.5 mA [1]	VDD - 0.4			V		
VOL	Voltage Output Low	IOH = - 0.5 mA [1]			0.4	V		
VOH	Voltage Output High	IOH = - 0.3 mA [2]	VDD - 0.4			V		
VOL	Voltage Output Low	IOH = - 0.3 mA [2]			0.4	V		
Tr	Rise Time	CL = 10 pF [1]		2.6	18	ns		
Tf	Fall Time	CL = 10 pF [1]		3	10	ns		
Tr	Rise Time	CL = 10 pF [2]		2.8	30	ns		
Tf	Fall Time	CL = 10 pF [2]		4.5	19	ns		
Tphl	Propagation Delay Time H - L Transition MOD to VCI	CL = 5 pF [1]		10	12	ns		
Tplh	Propagation Delay Time L - H Transition MOD to VCI	CL = 5 pF [1]		10	12	ns		
Tphl	Propagation Delay Time H - L Transition MOD to VCI	CL = 5 pF [2]		19	22	ns		
Tplh	Propagation Delay Time L - H Transition MOD to VCI	CL = 5 pF [2]		17	21	ns		
Note [Note [Note [1]: VDD = 4.5 5.5 V Note [2]: VDD = 2.7 3.3 V							



I incar Dimensions

Characteristics (Continued)

Sym	Parameter	Min.	Тур.	Max.	Unit
VIL	Voltage Input Low	FLL-FREQUENC	Y SYNTHESIZ	ERPROPOSED	DATA ŞHEET
VIL	Voltage Input Low			1.5	V
VIH	Voltage Input High	3.5			V
VIH	Voltage Input High	3.5			V
fclk	Clock Frequency			10	MHz
Tr	Rise Time CLK			1	μs
Tf	Fall Time CLK			1	μs
Tclw	CLK Pulse Width (high)	60			ns
Tds	DATA Setup time	20			ns
Tcles	CLK-Enable Setup Time	20			ns
Tecls	Enable-CLK Setup Time	20			ns
Tenw	EN Pulse Width (high)	60			ns
	Propagation Delay Time Enable - Port1		1		μs

Standb y Pin Overview									
	PO1		PO2	LD	PD	MOD			
	PHIV	PHIVN							
Standb y 1	low	high	high	high resistance	tristate	low			
Standb y 2	low	high	high	high resistance	tristate	low			











Package type		D	E	Н	A	A 1	е	b	L	α	Package code
SOP NB 14	min max	8,56 8,89	3,81 4,09	5,79 6,40	1,35 2,01	0,08 0,30	1,27	0,33 0,51	0,30 1,27	10 °	DC14

The TH7010 PLL synthesizer is available in a standard 14-pin SOP package and for the operating range -40 °C+85 °C (Industrial). The order number is TH7010I (I=Industrial)					
· · · · · · · · · · · · · · · · · · ·					
This data sheet contains preliminary information on new products. The specifications are subject to change without notice. Verify with your local Thesys Sales Office that you have the latest data sheet before finalizing a design.					
Quality data is available on request. Contact:	Thesys Gesellschaft für Mikroelektronik mbH Quality Assurance Haarbergstr. 67, 99097 Erfurt, Germany Tel.: +49-361-4276155, Fax: +49-361-4276060				
	The TH7010 PLL synthesizer is available in a stan -40 °C+85 °C (Industrial). The order number is TH7010I (I=Industrial) This data sheet contains preliminary information of change without notice. Verify with your local Thesys Sales Office that you Quality data is available on request. Contact:				