

LT1002

Dual, Matched Precision Operational Amplifier

FEATURES

- Guaranteed low offset voltage
 LT1002A 60μV max
 LT1002 100μV max
- Guaranteed offset voltage match LT1002A 40μV max LT1002 80μV max
- Guaranteed low drift
 - LT1002A 0.9μV/°C max LT1002 1.3μV/°C max
- Guaranteed CMRR
 LT1002A 110dB min
 LT1002 110dB min
- Guaranteed channel separation
 LT1002A 132dB min
 LT1002 130dB min
- Guaranteed maching characteristics
- Low noise 0.35µV p-p

APPLICATIONS

- Thermocouple Amplifiers
- Strain Gauge Amplifiers
- Low level signal processing
- Medical instrumentation
- Precision dual limit threshold detection
- Instrumentation amplifiers


DESCRIPTION

The LT[®]1002 dual, matched precision operational amplifiers combine excellent individual amplifier performance with tight matching and temperature tracking between amplifiers.

In the design, processing, and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters and their matching. Consequently, the specifications of even the low cost commercial grade (the LT1002C) have been spectacularly improved compared to presently available devices.


Essentially, the input offset voltage of all units is less than 80μ V, and matching between amplifiers is consistently beter than 60μ V (see distribution plot below). Input bias and offset currents, channel separation, common mode and power suply rejections of the LT1002C are all specified at levels which were previsouly attainable only on very expensive, selected grades of other dual devices. Power dissipation is nearly halved compared to the most popular precision duals, without adversely affecting noise or speed performance. A by-product of lower dissipation is decreased warm-up drift. For even better performance in a single precision op amp, refer to the LT1001 data sheet. A bridge signal conditioning application is shown below. This circuit illustrates the requirement for both excellent matching and individual amplifier specifications.

T, LTC and LT are registered trademarks of Linear Technology Corporation.



Strain Gauge Signal Conditioner with Bridge Excitation

Distribution of Offset Voltage Match






4

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Note 6)±22V
Differential Input Voltage ±30V
Input Voltage Equal to Supply Voltage
Output Short Circuit Duration Indefinite
Operating Temperature Range
LT1002AM/LT1002M55°C to 125°C
LT1002AC/LT1002C 0°C to 70°C
Storage Temperature Range
All Grades –65°C to 150°C
Lead Temperature (Soldering, 10 sec.)

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS, INDIVIDUAL AMPLIFIERS

							LT1002M/LT1002C			
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS	
V _{OS}	Input Offset Voltage	Note 1		20	60		25	100	μV	
$\frac{\Delta V_{OS}}{\Delta Time}$	Long Term Input Offset Voltage Stability	Notes 2 and 3		0.3	1.5		0.4	2.0	μV/month	
l _{os}	Input Offset Current			0.3	2.8		0.4	4.2	nA	
I _B	Input Bias Current			±0.6	±3.0		±0.7	±4.5	nA	
ēn	Input Noise Voltage	0.1Hz to 10Hz (Note 2)		0.35	0.7		0.38	0.75	μV _{p-p}	
e _n	Input Noise Voltage Density	$f_0 = 10$ Hz (Note 5) $f_0 = 1000$ Hz (Note 2)		10.3 9.6	20.0 11.5		10.5 9.8	20.0 12.0	nV√Hz	
A _{VOL}	Large Signal Voltage Gain	$ \begin{array}{c} R_L \geq 2k\Omega, \ V_0 = \pm 12V \\ R_L \geq 1k\Omega, \ V_0 = \pm 10V \end{array} $	400 250	800 500		350 220	800 500		V/mV	
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13V$	110	126		110	126		dB	
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±3V to ±18V	108	123		105	123		dB	
R _{in}	Input Resistance Differential Mode	Note 4	20	100		13	80		MΩ	
	Input Voltage Range		±13	±14		±13	±14		V	
V _{OUT}	Maximum Output Voltage Swing	$ \begin{array}{l} R_L \geq 2k\Omega \\ R_L \geq 1k\Omega \end{array} $	±13 ±12	±14 ±13.5		±13 ±12	±14 ±13.5		V	
SR	Slew Rate	$R_L \ge 2k\Omega$ (Note 4)	0.1	0.25		0.1	0.25		V/µs	
GBW	Gain Bandwidth Product	Note 4	0.4	0.8		0.4	0.8		MHz	
P _d	Power Dissipation per amplifier	No load No load, $V_S = \pm 3V$		46 4	75 7		48 4	85 8	mW	



ELECTRICAL CHARACTERISTICS, INDIVIDUAL AMPLIFIERS

				-	.T1002A			LT1002N	-	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	Note 1	•		30	150		45	230	μV
ΔV_{OS}	Average Input Offset Voltage Drift		•		0.2	0.9		0.3	1.3	μV/°C
ΔTemp										
l _{os}	Input Offset Current		•		0.8	5.6		1.2	8.5	nA
I _B	Input Bias Current		•		±1.0	±6.0		±1.5	±9.0	nA
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 2k\Omega, V_0 = \pm 10V$	•	300	700		200	700		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13V$	•	106	122		104	120		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 3V \text{ to } \pm 18V$	•	102	117		96	117		dB
	Input Voltage Range		•	±13	±14		±13	±14		V
V _{OUT}	Output Voltage Swing	$R_L \ge 2k\Omega$	•	±12.5	±13.5		±12.0	±13.5		V
P _d	Power Dissipation per amplifier	No load	•		55	90		60	100	mW

V_S = $\pm 15V,~0^\circ C \leq T_A \leq 70^\circ C,~unless otherwise noted$

					T1002A)				
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	Note 1	•		20	100		30	160	μV
ΔV_{OS}	Average Input Offset Voltage Drift		•		0.2	0.9		0.3	1.3	µV/°C
ΔTemp										
l _{os}	Input Offset Current		•		0.5	4.2		0.6	5.7	nA
I _B	Input Bias Current		•		±0.7	±4.5		±1.0	±6.0	nA
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 2k\Omega, V_0 = \pm 10V$	•	350	750		250	750		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13V$	•	108	124		106	123		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 3V \text{ to } \pm 18V$	•	105	120		100	120		dB
	Input Voltage Range		•	±13	±14		±13	±14		V
V _{OUT}	Output Voltage Swing	$R_L \ge 2k\Omega$	•	±12.5	±13.8		±12.5	±13.8		V
P _d	Power Dissipation per amplifier	No Load	•		50	85		55	90	mW

The \bullet denotes the specifications which apply over the full operating temperature range.

For MIL-STD components, please refer to LTC 883C data sheet for test listing and parameters.

Note 1: Offset voltage measured with high speed test equipment, approximately 1 second after power is applied.

Note 2: This parameter is tested on a sample basis only.

Note 3: Long Term Input Offset Voltage Stability refers to the averaged trend line of V_{OS} versus Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 operating days are typically 2.5 μ V.

Note 4: Parameter is guaranteed by design.

Note 5: 10Hz noise voltage density is sample tested on every lot. Devices 100% tested at 10Hz are available on request.

Note 6: The V+ supply terminals are completely independent and may be powered by separate supplies if desired (this approach, however, would sacrifice the advantages of the power supply rejection ratio matching). The V- supply terminals are both connected to the common substrate and must be tied to the same voltage. Both V- pins should be used.



MATCHING CHARACTERISTICS at $V_S = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted

			LT	1002AM	/AC	L			
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
	Input Offset Voltage Match		-	15	40	-	25	80	μV
I _B +	Average Non-Inverting Bias Current		_	±0.6	±3.5	_	±0.7	±4.8	nA
I _{0S} +	Non-Inverting Offset Current		-	0.6	3.5	-	0.7	6.0	nA
I _{0S} ⁻	Inverting Offset Current		-	0.6	3.5	-	0.7	6.0	nA
∆CMRR	Common Mode Rejection Ratio Match	V _{CM} = ±13V	110	132	_	108	132	_	dB
ΔPSRR	Power Supply Rejection Ratio Match	$V_{\rm S} = \pm 3V \text{ to } \pm 18V$	108	130	_	102	128	_	dB
	Channel Seperation	f ≤ 10Hz (Note 4)	132	148	-	130	146	-	dB


MATCHING CHARACTERISTICS at V_S = $\pm 15V$, $-55^{\circ}C \le T_A \le 125^{\circ}C$, unless otherwise noted

				L	.T1002A	М				
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
	Input Offset Voltage Match		•	_	50	140	-	60	230	μV
	Input Offset Voltage Tracking		•	_	0.3	1.0	-	0.4	1.5	μV/°C
I _B +	Average Non-Inverting Bias Current		•	_	±1.5	±6.0	_	±1.8	±10.0	nA
I _{0S} +	Non-Inverting Offset Current		•	_	1.5	6.5	-	1.8	12.0	nA
I _{0S} ⁻	Inverting Offset Current		•	_	1.5	6.5	-	1.8	12.0	nA
∆CMRR	Common Mode Rejection Ratio Match	$V_{CM} = \pm 13V$	•	106	126		102	124	_	dB
∆PSRR	Power Supply Rejection Ratio Match	$V_{S} = \pm 3V \text{ to } \pm 18V$	•	102	122		94	120	_	dB


MATCHING CHARACTERISTICS at V_8 = $\pm 15V$, 0°C \leq T_A ≤ 70 °C, unless otherwise noted

-					.T1002A	C		Τ		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
	Input Offset Voltage Match		•	-	30	85	-	45	150	μV
	Input Offset Voltage Tracking		•	-	0.3	1.0	-	0.4	1.5	μV/°C
I _B +	Average Non-Inverting Bias Current		•	_	±1.0	±4.5	_	±1.2	±7.0	nA
I _{0S} +	Non-Inverting Offset Current		•	-	1.0	5.0	-	1.2	8.5	nA
I _{0S} ⁻	Inverting Offset Current		•	-	1.0	5.0	-	1.2	8.5	nA
∆CMRR	Common Mode Rejection Ratio Match	V _{CM} = ±13V	•	108	130	_	105	128	_	dB
∆PSRR	Power Supply Rejection Ratio Match	$V_{\rm S}$ = ±3V to ±18V	•	105	126	-	98	124	_	dB
























Supply Churrent vs. Supply Voltage For Each Amplifier




2 V _____ 20 μ S ____ ____

Large Signal Transient Response

1002 G23




Small Signal Transient Response




 $A_V = +1, C_L = 50 pF$

1002 G25

Voltage Follower Overshoot vs Capacitive Load




Small Signal Transient Response



 $A_V = +1, C_L = 1000 pF$ 1002 G27






APPLICATIONS INFORMATION


The LT1002 dual amplifier may be inserted directly into OP-10, OP207, OP227 sockets with or without removal of external nulling potentiometers.

Offset Voltage Adjustment The input offset voltage of the LT1002, and its drift with temperature, are permanently trimmed at wafer testing to a low level. However, if further adjustment of V_{OS} is necessary, nulling with a 10k or 20k potentiometer will not degrade drift with temperature. Trimming to a value other than zero creates a drift of (V_{OS}/ 300)µV/°C, e.g. if V_{OS} is adjusted to 300µV, the change in drift will be 1µV/°C. The adjustment range with a 10k or 20k pot is approximately ±2.5mV. If less adjustment range is needed, the sensitivity and resolution of the nulling can be improved by using a smaller pot in conjunction with fixed resistors. The example has an approximate null range of ±100µV.

In matching applications, both amplifiers can be trimmed to zero, or the offset of one amplifier can be trimmed to match the offset of the other. Offset adjustment, however, slightly degrades the gain, common-mode and powersupply rejection match between the two op amps. Fortunately, the guaranteed offset voltage match of the LT1002 is very low, in most applications offset adjustment will be unnecessary.




Improved Sensitivity Adjustment






Test Circuit for Offset Voltage and its Drift with Temperature



0.1Hz to 10Hz Noise Test Circuit



The device under test should be warmed up for three minutes and shielded from air currents. Turn the device

This circuit is also used as burn-in configuration for the LT1002, with supply voltages increased to $\pm 20V$.

Unless proper care is exercised, thermocouple effects, caused by temperature gradients across dissimilar metals at the contacts to the input terminals, can exceed the inherent drift of the amplifier. Air currents should be minimized, package leads should be short, the two input leads should be as close together as possible and maintained at the same temperature.

Channel Separation

This parameter is defined as the ratio of the change in input offset voltage of one amplifier to the change in output voltage of the other amplifier causing the offset change.

At low frequencies the LT1002's channel separation is an almost unmeasurable 148dB. As frequency increases, pin to pin capacitance of the package, between the output of one amplifier and the inputs of the other, becomes dominant. Since these pins are non-adjacent, the capacitance is only 0.02pF. To maintain the LT1002's excellent channel separation at higher frequencies, the socket and PC board capacitances should be minimized.

(Peak to Peak noise measured in 10 Sec interval)

Power supplies

The LT1002 is specified over a wide range of power supply voltages from $\pm 3V$ to $\pm 18V$. Operation with lower supplies is possible, down to $\pm 1.2V$ (two Ni-Cad batteries). However, with $\pm 1.2V$ supplies, the device is stable only in closed loop gains of + 2 or higher (or inverting gain of one or higher).

The V+ supply terminals are completely independent and may be powered by separate supplies if desired (this approach, however, would sacrifice the advantages of the power supply rejection ratio matching). The V- supply terminals are both connected to the common substrate and must be tied to the same voltage. Both V - pins should be used.




Advantages of Matched Dual Op Amps In many applications the performance of a system depends on the matching between two operational amplifiers rather than the individual characteristics of the two op amps. Two or three op amp instrumentation amplifiers, tracking voltage references and low drift active filters are some of the circuits requiring matching between two op amps.

The well-known triple op amp configuration illustrates these concepts. Output offset is a function of the difference between the offsets of the two halves of the LT1002. This error cancellation principle holds for a considerable number of input referred parameters in addition to offset voltage and its drift with temperature. Input bias current will be the average of the two non-inverting input currents (I_B^+) . The difference between these two currents (I_{OS}^+) is the offset current of the instrumentation amplifier. The difference between the inverting input currents (I_{OS}^-) will cause errors flowing through R1, R2, and R3. Common-mode and power supply rejections will be dependent only on the match between the two amplifiers (assuming perfect resistor matching).

The concepts of common mode and power supply rejection ratio match (Δ CMRR and Δ PSRR) are best demonstrated with a numerical example:

Assume CMRR_A = +1.0 μ V/V or 120dB, and CMRR_B = +0.75 μ V/V or 122.5dB, then Δ CMRR = 0.25 μ V/V or 132dB; if CMRR_B = -0.75 μ V/V which is still 122.5dB, then Δ CMRR = 1.75 μ V/V or 115dB.

Clearly, the LT1002, by specifying and guaranteeing all of these matching parameters, can significantly improve the performance of matching dependent circuits.




Three Op Amp Instrumentation Amplifier

Trim R8 for gain Trim R9 for DC common mode rejection Trim R10 for AC common mode rejection

Typical performance of the instrumentation amplifier:

Input offset voltage = 25μ V Input bias current = 0.7nA Input resistance = $200 \text{ G}\Omega$ Input offset current = 0.6nA Input noise = 0.5μ V p-p Power bandwidth (V₀ = ±10V) = 80kHz






Precision ±10V Reference

The LT1002 contributes less than 5% of the total drift with temperature, noise and long term drift of the reference.

The accuracy of the -10V output is limited by the matching of the two 10k resistors.




Dual Limit Microvolt Comparator

When the upper or lower limit is exceeded the LED lights up. Positive feedback to one of the nulling terminals creates 5 to 20μ V of hysteresis on both amplifiers. This


feedback changes the offset voltage of the LT1002 by less than $5\mu V.$ Therefore, the basic accuracy of the comparator is limited only by the low offset voltage of the LT1002.





Two Op Amp Instrumentation Amplifier


Precision Amplifier Drives 500 Ω Load to $\pm 10V$




This application utilizes the guaranteed 10mA load driving capability of the LT1002. The offset voltage of amplifier A is the offset of the configuration. Amplifier B provides the additional 10mA load current. When load resistor $R_{\rm L}$ is removed, amplifier A sinks this current without affecting accuracy. In the gain of 1000 configuration shown, approximately 0.3% gain accuracy can be realized.




Dead Zone Generator



Precision Absolute Value Circuit












SCHEMATIC DIAGRAM



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.



J Package 14-Lead CERDIP (Narrow 0.300, Hermetic) (LTC DWG # 05-08-1110)



125°C

100°C/W

LT1002AMJ

LT1002MJ

(7	
	TECHNOLOGY

LT1002ACN

LT1002CN

125°C

100°C/W

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.