

FEATURES

- Ultra Fast (5.5ns typ)
- Complementary ECL Output
- 50Ω Line Driving Capability
- Low Offset Voltage
- Output Latch Capability
- External Hysteresis Control
- Pin Compatible with Am685

APPLICATIONS

- High Speed A to D Converters
- High Speed Sampling Circuits
- Oscillators

DESCRIPTION

The LT685 is an ultra-fast comparator with differential inputs and complementary outputs fully compatible with ECL logic levels. The output current capability is adequate for driving transmission lines terminated in 50Ω. The low input offset and high resolution make this comparator ideally suited for analog-to-digital signal processing applications.


A latch function is provided to allow the comparator to be used in a sample-hold mode. When the latch enable input is ECL high, the comparator functions normally. When the latch enable is driven low, the comparator outputs are locked in their existing logical states. If the latch function is not used, the latch enable must be connected to ground or ECL high.

The device is pin-compatible with the Am685. Hysteresis has been added to improve switching time with slow input signals as well as to minimize oscillation. A single resistor between the hysteresis pin and V^- adds input hysteresis voltage as more current is drawn. If hysteresis is not required, the pin can be left unconnected.


6

TYPICAL APPLICATION

Comparator with Hysteresis




Hysteresis



ABSOLUTE MAXIMUM RATINGS

Positive Supply Voltage	7V
Negative Supply Voltage	-7V
Input Voltage	±4V
Differential Input Voltage	±6V
Latch Pin Voltage	2V to V-
Hysteresis Pin Voltage	0V to V-
Output Current	30mA
Power Dissipation (Note 1)	500mW
Operating Temperature	
LT685C	-30°C ≤ T _A ≤ 85°C
LT685M	-55°C ≤ T _A ≤ 125°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

V₊ = 6.0V, V₋ = -5.2V, V_T = -2.0V, R_L = 50Ω, R = ∞ over the operating temperature ranges, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	LT685C			LT685M			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OS}	Input Offset Voltage	T _A = 25°C		1.0	±2.0 ±2.5		1.0	±2.0 ±3.0	mV mV
dV _{OS} /dT	Input Offset Voltage Drift	(Note 2)			±10			±10	μV/°C
I _{OS}	Input Offset Current	T _A = 25°C		0.3	±1.0 ±1.3		0.3	±1.0 ±1.6	μA μA
I _B	Input Bias Current	T _A = 25°C		5	10 13		5	10 16	μA μA
R _{IN}	Input Resistance	T _A = 25°C (Note 2)	6.0			6.0			kΩ
C _{IN}	Input Capacitance	T _A = 25°C (Note 2)			3.0			3.0	pF
V _{CM}	Input Voltage Range				±3.3			±3.3	V
CMRR	Common-Mode Rejection		80			80			dB
SVRR	Supply Voltage Rejection		70			70			dB
V _{OH}	Output High Voltage	T _A = 25°C	-0.960	-0.810		-0.960	-0.810		V
		T _A = T _{MIN}	-1.060	-0.890		-1.100	-0.920		V
		T _A = T _{MAX}	-0.890	-0.700		-0.850	-0.620		V
V _{OL}	Output Low Voltage	T _A = 25°C	-1.850	-1.650		-1.850	-1.650		V
		T _A = T _{MIN}	-1.890	-1.675		-1.910	-1.690		V
		T _A = T _{MAX}	-1.825	-1.625		-1.810	-1.575		V
I ₊	Positive Supply Current			22			22		mA
I ₋	Negative Supply Current			26			26		mA
P _{DISS}	Power Dissipation			300			300		mW

SWITCHING CHARACTERISTICS ($V_{IN} = 100\text{mV}$ step, 5mV overdrive)

SYMBOL	PARAMETER	CONDITIONS	LT685C			LT685M			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
t_{PD}	Propagation Delay (Note 3)	$T_A = 25^\circ\text{C}$	4.5	5.5	6.5	4.5	5.5	6.5	ns
		$T_A = T_{MAX}$	5.0		9.5	5.5		12	ns
		$T_A = T_{MIN}$	4.0		6.5	3.5		6.5	ns
$t_{PD(E)}$	Latch Enable to Output Delay (Note 2)	$T_A = 25^\circ\text{C}$	4.5	5.5	6.5	4.5	5.5	6.5	ns
		$T_A = T_{MAX}$	5.0		9.5	5.5		12	ns
		$T_A = T_{MIN}$	4.0		6.5	3.5		6.5	ns
t_S	Minimum Set-Up Time (Note 2)	$T_{MIN} \leq T_A \leq 25^\circ\text{C}$			3.0			3.0	ns
		$T_A = T_{MAX}$			4.0			6.0	ns
t_H	Minimum Hold Time (Note 2)	$T_{MIN} \leq T_A \leq T_{MAX}$			1.0			1.0	ns
$t_{PW(E)}$	Minimum Latch Enable Pulse Width (Note 2)	$T_{MIN} \leq T_A \leq 25^\circ\text{C}$			3.0			3.0	ns
		$T_A = T_{MAX}$			4.0			5.0	ns

Note 1: For the metal can package, derate at $6.8\text{mW}/^\circ\text{C}$ for operation at ambient temperatures above $+100^\circ\text{C}$; for the hermetic dual-in-line package, derate at $9\text{mW}/^\circ\text{C}$ for operation at ambient temperatures above $+105^\circ\text{C}$.

Note 2: Guaranteed by design, but not tested.

Note 3: Sample tested at 25°C only.

Definitions:

t_{PD} : The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of the output transition.


$t_{PD(E)}$: The propagation delay measured from the 50% point of the latch enable signal positive transition to the 50% point of the output transition.

t_S : The minimum time before the negative transition of the latch enable signal that an input signal change must be present in order to be acquired and held at the outputs.

t_H : The minimum time after the negative transition of the latch enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.


$t_{PW(E)}$: The minimum time that the latch enable signal must be HIGH in order to acquire and hold an input signal change.

SCHEMATIC DIAGRAM




TYPICAL PERFORMANCE CHARACTERISTICS

Propagation Delays as a Function of Temperature




Hysteresis as a Function of Temperature




PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

H Package
10 Lead TO-5 Metal Can



J Package
16 Lead Cerdip



N Package
16 Lead Molded DIP

