Colorspace Converter/ Corrector (3 x 12-bits)

FEATURES

- □ 50 MHz Data and Computation Rate
- ☐ Full Precision Internal Calculations with Output Rounding
- ☐ On-board 10-bit Coefficient Storage
- Overflow Capability in Low Resolution Applications
- ☐ Two's Complement Input and Output Data Format
- ☐ 3 Simultaneous 12-bit Channels (64 Giga Colors)
- Applications:
 - Component Color Standards Translations (RGB, YIQ, YUV)
 - Color-Temperature Conversion
 - Image Capturing and Manipulation
 - Composite Color Encoding/ Decoding
 - Three-Dimensional Perspective Translation
- ☐ Replaces TRW/Raytheon/Fairchild TMC2272
- 120-pin PQFP

DESCRIPTION

The LF2272 is a high-speed digital colorspace converter/corrector consisting of three simultaneous 12-bit input and output channels for functionality up to 64 Giga (2³6) colors. Some of the applications the LF2272 can be used for include phosphor colorimetry correction, image capturing and manipulation, composite color encoding/decoding, color matching, and composite color standards conversion/transcoding.


The 3 x 3 matrix multiplier (triple dot product) allows users to easily perform three-dimensional perspective translations or video format conversions at real-time video rates. By using the LF2272, conversions can be made from the RGB (color component) format to the YIQ (quadrature encoded chrominance) or YUV (color difference) formats and vice versa (YIQ or YUV to RGB). Differing signal formats in each stage of a system can be disregarded. For example, using

an LF2272 at each format interface allows each stage of a system to operate on the data while in the appropriate format.

All inputs and outputs, as well as all control lines, are registered on the rising edge of clock. The LF2272 operates at clock rates up to 50 MHz over the full commercial temperature and supply voltage ranges. A narrower data path can be used to allow the LF2272 to work with many different imaging applications.

DETAILS OF OPERATION

All three input ports (A, B, C) and all three output ports (X, Y, Z) are utilized to implement a 3×3 matrix multiplication (triple dot product). Each truncated 12-bit output is the sum of all three input words multiplied by the appropriate coefficients (Table 1). The pipeline latency is five clock cycles. Therefore, the sum of



Colorspace Converter/ Corrector (3 x 12-bits)

products will be output five clock cycles after the input data has been registered. New output data is subsequently available every clock cycle thereafter.

DATA FORMATTING

The data input ports (A, B, C) and data output ports (X, Y, Z) are 12-bit integer two's complement format.

The coefficient input ports (KA, KB, KC) are 10-bit fractional two's complement format. Refer to Figures 1a and 1b.

BIT WEIGHTING

The internal sum of products of the LF2272 can grow to 23 bits. However, in order to keep the output format identical to the input format, the X, Y, and Z outputs are rounded to 12-bit integer words. The rounding is done only at the final output stage to allow accuracy, with correct rounding and overflow, for applications requiring less than 12-bit integer words. The user may adjust the bit weighting by applying an identical scaling correction factor to both the input and output data streams.

Table 1. Latency Equations
$$X(n+4) = A(n)KA1(n) + B(n)KB1(n) + C(n)KC1(n)$$

$$Y(n+4) = A(n)KA2(n) + B(n)KB2(n) + C(n)KC2(n)$$


 $Z(n+4) = A(n)KA3(n) + B(n)KB3(n) + C(n)KC3(n)$


DATA OVERFLOW

Because the LF2272's matched input and output data formats accommodate unity gain (0 dB), input conditions that could lead to numeric overflow may exist. To ensure that no overflow conditions occur, the user must be aware of the maximum input data and coefficient word sizes allowable for each specific algorithm being performed.

SYSTEMS SMALLER THAN 12-BITS

Using a data path less than 12-bits requires the input data to be right justified and sign extended to 12-bits because the LF2272 carries out all calculations to full precision. Since all least-significant bits are used, the desired X, Y, and Z outputs are rounded correctly and upper-order output bits are used for overflow.





Colorspace Converter/ Corrector (3 x 12-bits)

SIGNAL DEFINITIONS

Power

Vcc and GND

+5 V power supply. All pins must be connected.

Clock

CLK — Master Clock

The rising edge of CLK strobes all enabled registers. All timing specifications are referenced to the rising edge of CLK.

Inputs

A11-0, B11-0, C11-0 — Data Inputs

A, B, and C are the 12-bit registered data input ports. Data presented to these ports is latched into the multiplier input registers.

KA9-0, KB9-0, KC9-0 — Coefficient Inputs

KA, KB, and KC are the 10-bit registered coefficient input ports. Data presented to these ports is latched into the corresponding internal coefficient register set defined by CWEL1-0 (Table 3) on the next rising edge of CLK. Table 2 shows which coefficient registers are available for each coefficient input port.

TABLE 2. C	OEFFICIENT INPUTS
INPUT PORT	REG. AVAILABLE
KA	KA1, KA2, KA3
KB	KB1, KB2, KB3
KC	KC1, KC2, KC3

TABLE 3.	COEFF. REG. UPDATE
CWEL1-0	COEFFICIENT SET
00	Hold All Registers
01	KA1, KB1, KC1
10	KA2, KB2, KC2
11	KA3, KB3, KC3

Outputs

*X*11-0, *Y*11-0, *Z*11-0 — *Data Outputs*


X, Y, and Z are the 12-bit registered data output ports.

Controls

CWEL1-0 — Coefficient Write Enable

The registered coefficient write enable inputs determine which internal coefficient register set to update (Table 3) on the next clock cycle.

3





XIMUM RATINGS Above which useful life may be impaired (Notes	s 1, 2, 3, 8)
Storage temperature	65°C to +150°C
Operating ambient temperature	
VCC supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	0.5 V to Vcc + 0.5 V
Signal applied to high impedance output	0.5 V to Vcc + 0.5 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

OPERATING CONDITIONS To meet speci	ified electrical and switching character	istics	
Mode	Temperature Range (Ambient)	Supply Voltage	
Active Operation, Commercial	0°C to +70°C	4.75 V ≤ V CC ≤ 5.25 V	
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \le \text{V} \text{CC} \le 5.50 \text{ V}$	


ELECTRI	CAL CHARACTERISTICS Ove	er Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	V cc = Min., I OH = −2.0 mA	2.4			V
V OL	Output Low Voltage	Vcc = Min., IoL = 4.0 mA			0.4	V
V IH	Input High Voltage		2.0		V CC	V
V IL	Input Low Voltage	(Note 3)	0.0		0.8	V
lix	Input Current	Ground \leq V IN \leq V CC (Note 12)			±10	μA
loz	Output Leakage Current	(Note 12)			±40	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)			160	mA
ICC2	Vcc Current, Quiescent	(Note 7)			12	mA
CIN	Input Capacitance	T A = 25°C, f = 1 MHz			10	pF
Соит	Output Capacitance	T A = 25°C, f = 1 MHz			10	pF

Colorspace Converter/ Corrector (3 x 12-bits)

SWITCHING CHARACTERISTICS

Сомме	RCIAL OPERATING RANGE (0°C to +	70°C) Notes 9, 10 (ns	s)								
		LF2272-									
		33	3*	2	25	2	0				
Symbol	Parameter	Min	Max	Min	Max	Min	Max				
tCYC	Cycle Time	33///		25		20					
t PWL	Clock Pulse Width Low	15		10		6					
t PWH	Clock Pulse Width High	10		10		8					
ts	Input Setup Time	8		6		6					
t⊢	Input Hold Time	0		0		0					
t D	Output Delay		18		16		15				

MILITAR	Y OPERATING RANGE (-55°C to +125°C) No	otes 9, 10 (ns)							
		LF2272-							
		/////3	3*////	25*					
Symbol	Parameter	Min	Max	Min	Max				
t CYC	Cycle Time	33		25					
t PWL	Clock Pulse Width Low	15		10					
t PWH	Clock Pulse Width High	10//		10					
ts	Input Setup Time	/12//		9					
t H	Input Hold Time	0//0		0					
t D	Output Delay		25		20				



*DISCONTINUED SPEED GRADE

Video Imaging Products

Colorspace Converter/ Corrector (3 x 12-bits)

NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

 $\frac{NCV^2F}{4}$

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency


- 6. Tested with all outputs changing every cycle and no load, at a 20 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed.


This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

- a. A $0.1~\mu F$ ceramic capacitor should be installed between **V**CC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device **V**CC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages should be adjusted to compensate for inductive ground and \mathbf{V} CC noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

- 11. For the tena test, the transition is measured to the 1.5 V crossing point with datasheet loads. For the tDIS test, the transition is measured to the $\pm 200 \text{mV}$ level from the measured steady-state output voltage with $\pm 10 \text{mA}$ loads. The balancing voltage, VTH, is set at 3.5 V for Z-to-0 and 0-to-Z tests, and set at 0 V for Z-to-1 and 1-to-Z tests.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.









					/////	/////								
20-pin		1	2	3	4	5	6	7	8	9	10	11	12	13
	A	O	9	() X10	() GND	C11	() C8	Ó	Q	Q	() C1	() B10	9	0
	В	O _{X7} O ₃	() ×9 () ×5 () ×2 () ×0 ()	X10 ()		GND		0706	O5 C5 C4	() C3 () C2				B4
	c	X4 () X1 () Y11	X5 ()	○ x ○ x ○ x ○ GND	X11	GND	C ₉	C ₆ GND			B11	B9 C) B5	/B6/	B ₂
	D	X1	X2 ()	X6	Vcc	GND	C10	GND	Vcc	C ₀	B8	B₅ CLK	() B ₃ () B ₀	B ₁
	E		X ₀	X3 C)			KEY						O	A10
	F		Y10 Y8	GND Vcc			1	op Vie				A11	A9 \(\) A6 \(\) A2 \(\) A0	A8 () A5
	G	Y7	Y8 () Y6	Vcc GND			Throu	gh Pa	ckag			A7	A6	A5 () A4
	н	Y5	Y ₆		9	įi.e., C	ompo	onent	Side	Pinou	t)	A ₃	A2	
	J	Y4	Yo	Vcc () GND									$\langle \mathcal{O} \rangle$	A1 C
	ĸ	Y1 O	Y2 C	GND								0	0	CWELO
	Ĺ	Y3	$ \bigcirc Y_0 \\ \bigcirc Y_2 \\ \bigcirc Z_0 \\ Z_4 $	Z3 C) Z6	() GND	⊜ KC ₀	\Diamond	0	⊜ KBo	C) KB4	C) KB8	KA4	KA7	KA9
	M	Z1 ()	Z4	Z6 () Z9			GND	Vcc				KA1	KA5	KA6
	N		O Z ₇		Z11	KC ₂	KC4	KC ₆	KC ₉	KB ₂	KB ₅	KB ₉	KA ₂	KA3
		Z 5	Z8	Z10	KC1	КСз	KC ₅	KC7	KC8	KB1	КВз	KB6	KB ₇	KA ₀
						Disco	ontinu	ied P	acka	ge				
<u> </u>	<u>//////</u>	/////	////	(////		Cerar		in Gri G4)	id Arr	ay	(///)	(////		<u>/////</u>
0°C to +70°C —	- Commer	CIAL S	CREE	NING			,	- ,						
–55°C to +125°(С — С ом	IMERCI	al S c	CREEN	ING									
–55°C to +125°(С — Сом	IMERCI	al Sc	CREEN	ING									
–55°C to +125°(C — Con	IMERCI	al S o	CREEN	IING									
–55°C to +125°(C — Con	IMERCI	al So	CREEN	IING									