# LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

# 24-BIT QUADRATURE COUNTER

## FEATURES:

- Programmable modes are: Up/Down, Binary, BCD, 24 Hour Clock, Divide-by-N, x1 or x2 or x4 Quadrature and Single Cycle.
- DC to 20 MHz Count Frequency.
- 8-Bit I/O Bus for Microprocessor Communication and Control.
- 24-Bit comparator for pre-set count comparison.
- Readable status register.
- Input/Output TTL and CMOS compatible.
- 5 Volt operation (Vdd Vss).
- LS7166 (DIP); LS7166-S (SOIC); LS7166-TS24 (24-Pin TSSOP)\* - See Fig. 1

### **GENERAL DESCRIPTION:**

The LS7166 is a CMOS, 24-bit counter that can be programmed to operate in several different modes. The operating mode is set up by writing control words into internal control registers (see Figure 8). There are three 6-bit and one 2-bit control registers for setting up the circuit functional characteristics. In addition to the control registers, there is a 5-bit output status register (OSR) that indicates the current counter status. The IC communicates with external circuits through an 8-bit three state I/O bus. Control and data words are written into the LS7166 through the bus. In addition to the I/O bus, there are a number of discrete inputs and outputs to facilitate instantaneous hardware based control functions and instantaneous status indication.

### **REGISTER DESCRIPTION:**


Internal hardware registers are accessible through the I/O\_bus (D0 - D7) for READ or WRITE when CS = 0. The C/D input selects between the control registers (C/D = 1) and the data registers (C/D = 0) during a READ or WRITE operation. (See Table 1)


20-Pin Package PIN ASSIGNMENT - Top View \*(Contact factory for 24-Pin TSSOP Package Pinout) (Write Input) WR 20 Vss (GND) (Chip Select Input) CS 19 RD (Read Input) 2 18 C/D (Control/ Data Input) (Load Counter/Load Latch) LCTR/LLTC 3 (A, B Gate/Reset Counter)ABGT/RCTR 17 BW (Borrow Output) 4 LS7166 VDD (+5V) 16 CY (Carry Output) 5 15 D7 (Count Input) A 6 14 D6 (Count Input) B 7 13 D5 D0 8 9 12 D4 D1 D2 10 11 D3 **FIGURE 1** The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for


any infringements of patent rights of others which may

result from its use.

December 2002







### I/O DESCRIPTION: (See REGISTER DESCRIPTION for I/O Prgramming.)

**Data-Bus (D0-D7) (Pin 8-Pin 15).** The 8-line data bus is a three-state I/O bus for interfacing with the system bus. **CS (Chip Select Input) (Pin 2).** A logical "0" at this input en-

ables the chip for Read and Write. **RD (Read Input) (Pin 19).** A logical "0" at this input enables the <u>OS</u>R and the OL to be read on the data bus.

WR (Write Input) (Pin 1) A logical "0" at this input enables the data bus to be written into the control and data registers.

**C/D (Control/Data Input) (Pin 18).** A logical "1" at this input enables a control word to be written into one of the four control registers or the OSR to be read on the I/O bus. A logical "0" enables a data word to be written into the PR, or the OL to be read on the I/O bus.

**A (Pin 6).** Input A is a programmable count input capable of functioning in three different modes, such as up count input, down count input and quadrature input.

**B** (Pin 7). Input B is also a programmable count input that can be programmed to function either as down count input, or count direction control gate for input A, or quadrature input. When B is programmed as count direction control gate, B = 0 enables A as the Up Count input and B = 1 enables A as the Down Count input. When programmed as the direction input, B can switch state only when A is high.

**ABGT/RCTR (PIN 4).** This input can be programmed to function as either inputs A and B enable gate or as external counter reset input. A logical "0" is the active level on this input.

In non-quadrature mode, if Pin 4 is programmed as A and B enable gate input, it may switch state only when A is high (if A is clock and B is direction) or when both A and B are high (if A and B are clocks. In quadrature mode, if Pin 4 is programmed as A and B enable gate, it may switch state only when either A or B switches.

**LCTR/LLTC (PIN 3)**. This input can be programmed to function as the external load command input for either the CNTR or the OL. When programmed as counter load input, the counter is loaded with the data contained in the PR. When programmed as the OL load input, the OL is loaded with data contained in the CNTR. A logical "0" is the active level on this input.

**CY** (Pin 16). This output can be programmed to serve as one of the following:

- A. CY. Complemented Carry out (active "0").
- B. CY. True Carry out (active "1").
- C. CYT. Carry Toggle flip-flop out.
- D. COMP. Comparator out (active "0")

**BW** (Pin 17). This output can be programmed to serve as one of the following:

- A. BW. Complemented Borrow out (active "0").
- B. BW. True Borrow out (active "1").
- C. BWT. Borrow Toggle flip-flop out.
- D. COMPT. Comparator Toggle output.

**VDD (Pin 5).** Supply voltage positive terminal.

Vss (Pin 20). Supply voltage negative terminal.

### Absolute Maximum Ratings:

Parameter	Symbol	Values	Unit		
Voltage at any input	VIN	Vss - 0.3 to VDD + 0 .3	Volts		
Operating Temperature	ТА	0 to +70	οС		
Storage Temperature	TSTG	-65 to +150	οС		
Supply Voltage	VDD - VSS	+7.0	Volts		
Voltage at any input Operating Temperature Storage Temperature	VIN TA TSTG	Vss - 0.3 to VDD + 0 .3 0 to +70 -65 to +150	Volt oC oC		

### **DC Electrical Characteristics**. (All voltages referenced to Vss.

 $TA = 0^{\circ}$  to  $70^{\circ}C$ , VDD = 4.5V to 5.5V, fc = 0, unless otherwise specified)

Parameter	Symbol	Min. Value	Max.Value	Unit	Remarks
Supply Voltage	VDD	4.5	5.5	Volts	-
Supply Current	IDD	-	350	μA	Outputs open
Input Low Voltage	VIL	0	0.8	Volts	-
Input High Voltage	VIH	2.0	Vdd	Volts	-
Output Low Voltage	Vol	-	0.4	Volts	4mA Sink
Output High Voltage	Voн	2.5	-	Volts	200µA Source
Input Current	-	-	15	nA	Leakage Current
Output Source Current	ISRC	200	-	μA	VOH = 2.5V
Output Sink Current Data Bus Off-State	Isink	4	-	mA	Vol = 0.4V
Leakage Current	-	-	15	nA	-


TRANSIENT CHARACTERISTICS (See Timing Diagrams in Fig. 2 thru	Fig. 7,
VDD = $4.5V$ to $5.5V$ , TA = 0° to 70°C, unless otherwise specified)	


Parameter	Symbol	Min.Value	Max.Value	Unit
Clock A/B "Low"	TCL	20	No Limit	ns
Clock A/B "High"	Тсн	30	No Limit	ns
Clock A/B Frequency (See NOTE 1)	fc	0	20	MHz
Clock UP/DN Reversal Delay	TUDD	100	-	ns
LCTR Positive edge to the next A/B positive or negative edge delay	TLC	100	-	ns
Clock A/B to CY/BW/COMP "low"	TCBL	-	65	ns
propagation delay Clock A/B to CY/BW/COMP "high"	Тсвн	-	85	ns
propagation <u>delay</u> LCTR and LLTC pulse width	TLCW	60	-	ns
Clock A/B to CYT, BWT and COMPT "high" propagation delay	Ттғн	-	100	ns
Clock A/B to CYT, BWT and COMPT "low"	TTFL	-	100	ns
<u>pro</u> gagation delay WR pulse width	Tww	60	-	ns
RD to data out delay (CL = 20pF)	TR	-	110	ns
CS, RD Terminate to Data-Bus Tri-State	Trt	-	30	ns
Data-Bu <u>s s</u> et-up time for WR	TDS	15	-	ns <b>(see Note 3)</b>
Data-Bus hold time for $\overline{WR}$	Трн	30	-	ns <b>(see Note 3)</b>
$C/\overline{D}$ , $\overline{CS}$ set-up time for $\overline{RD}$	TCRS	0	-	ns
C/D, CS hold time for RD	TCRH	0	-	ns
$C/\overline{D}$ set-up time for $\overline{WR}$	Tcws	15	-	ns <b>(see Note 3)</b>
$C/\overline{D}$ hold time for $\overline{WR}$	Тсwн	30	-	ns (see Note 3)
$\overline{CS}$ set-up time for $\overline{WR}$	Tsws	15	-	ns (see Note 3)
$\overline{CS}$ holdtime for $\overline{WR}$	Тѕѡн	0	-	ns (see Note 3)
Quadrature Mode: Clock A/B Validation delay	Τϲϙν	-	160	ns
(See NOTE 2)	<b>T</b> =			
A and B phase delay	Трн	208	-	ns Mul-
Clock A/B frequency	fCQ	-	1.2	MHz
CY, BW, COMP pulse width	Тсвw	75	180	ns

NOTE 1: A) In Divide by N mode, the maximum clock frequency is 10 MHz.B) The maximum frequency for valid CY, BW, CYT, BWT, COMP, COMPT is 10 MHz.


**NOTE 2:** In quadrature mode A/B inputs are filtered and required to be stable for at least TCQV length to be valid.

**NOTE 3:** All WR specifications are critical for proper operation of LS7166







	■ FORWARD
A	
В	
UPCLK (X1) (Internal)	
DNCLK (X1) (Internal)	
UPCLK (X2) (Internal)	
DNCLK (X2) (Internal)	
UPCLK (X4) (Internal)	
DNCLK (X4) (Internal)	
UP/DN(OSR Bit 4)	
CY_	
BW _	Тсвw
	FIGURE 7.
7166-030392-9	QUADRATURE MODE INTERNAL CLOCKS



7166-03392-10





7166-03392-12