MAXIAV 10-Bit, 20Msps, TTL-Output ADC


#### Abstract

General Description The MAX1160 10-bit, monolithic analog-to-digital converter (ADC) is capable of 20Msps minimum word rates. An on-board track/hold ensures excellent dynamic performance without the need for external components. A 5 pF input capacitance minimizes drive requirement problems. Inputs and outputs are TL compatible. An overrange output is provided to indicate overflow conditions. Output data format is straight binary. Power dissipation is low at only 1 W with +5 V and -5.2 V power-supply voltages. The MAX1160 also accepts wide $\pm 2 \mathrm{~V}$ input voltages. The MAX1160 is available in 28 -pin DIP and SO packages in the commercial temperature range.


## Applications

Medical Imaging
Professional Video
Radar Receivers
Instrumentation
Digital Communications

\author{

- Monolithic 20Msps Converter <br> - On-Chip Track/Hold <br> - Bipolar, $\pm 2 \mathrm{~V}$ Analog Input <br> -60dB SNR at 1MHz Input <br> - 5pF Input Capacitance <br> - TTL Outputs
}



## 10-Bit, 20Msps, TTL-Output ADC

## ABSOLUTE MAXIMUM RATINGS

| VCC | 6V |
| :---: | :---: |
| VEE | -6V |
| Analog Input | .VFB $\leq \mathrm{VIN} \leq \mathrm{VFT}$ |
| VFT, VFB .. | .....3V, -3V |
| Reference-Ladder Current. | ... 12 mA |
| CLK Input. | .VCC |
| Digital Outputs | 30 mA to -30mA |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{DV}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}\right.$ IN $= \pm 2.0 \mathrm{~V}, \mathrm{VSB}=-2.0 \mathrm{~V}, \mathrm{VST}=+2.0 \mathrm{~V}$, fCLK $=20 \mathrm{MHz}, 50 \%$ clock duty cycle, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | TEST LEVEL | MIN | $\begin{gathered} \text { MAX1160A } \\ \text { TYP } \end{gathered}$ | MAX | MIN | MAX1160B TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 10 |  |  | 10 |  |  | Bits |
| DC ACCURACY ( $\pm$ full scale, 250 kHz sample rate, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |  |  |  |
| Integral Nonlinearity |  | I |  | $\pm 1.0$ |  |  | $\pm 1.5$ |  | LSB |
| Differential Nonlinearity |  | I |  | $\pm 0.5$ |  |  | $\pm 0.75$ |  | LSB |
| No Missing Codes |  |  |  | Guaranteed |  |  | Guaranteed |  |  |
| ANALOG INPUT |  |  |  |  |  |  |  |  |  |
| Input Voltage Range |  | VI |  | $\pm 2.0$ |  |  | $\pm 2.0$ |  | V |
| Input Bias Current | $\mathrm{VIN}=0 \mathrm{~V}$ | VI |  | 30 | 60 |  | 30 | 60 | $\mu \mathrm{A}$ |
| Input Bias Current | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | VI |  |  | 75 |  |  | 75 | $\mu \mathrm{A}$ |
| Input Resistance |  | VI | 100 | 300 |  | 100 | 300 |  | $\mathrm{k} \Omega$ |
| Input Resistance | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | VI | 75 | 300 |  | 75 | 300 |  | $\mathrm{k} \Omega$ |
| Input Capacitance |  | V |  | 5 |  |  | 5 |  | pF |
| Input Bandwidth | 3dB small signal | V |  | 120 |  |  | 120 |  | MHz |
| Positive Full-Scale Error |  | V |  | $\pm 2.0$ |  |  | $\pm 2.0$ |  | LSB |
| Negative Full-Scale Error |  | V |  | $\pm 2.0$ |  |  | $\pm 2.0$ |  | LSB |
| REFERENCE INPUT |  |  |  |  |  |  |  |  |  |
| Reference-Ladder Resistance |  | VI | 500 | 800 |  | 500 | 800 |  | $\Omega$ |
| Reference-Ladder Tempco |  | V |  | 0.8 |  |  | 0.8 |  | $\Omega /{ }^{\circ} \mathrm{C}$ |
| TIMING CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| Maximum Conversion Rate |  | VI | 20 |  |  | 20 |  |  | MHz |
| Overvoltage Recovery Time |  | V |  | 20 |  |  | 20 |  | ns |
| Pipeline Delay (Latency) |  | VI |  |  | 1 |  |  | 1 | Clock Cycle |
| Output Delay | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | V |  | 14 | 18 |  | 14 | 18 | ns |
| Aperture Delay Time | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | V |  | 1 |  |  | 1 |  | ns |
| Aperture Jitter Time | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | V |  | 5 |  |  | 5 |  | ps-RMS |
| Acquisition Time | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | V |  | 20 |  |  | 20 |  | ns |

## 10-Bit, 20Msps, TTL-Output ADC

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{DV}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}= \pm 2.0 \mathrm{~V}, \mathrm{VSB}=-2.0 \mathrm{~V}, \mathrm{VST}=+2.0 \mathrm{~V}\right.$, fCLK $=20 \mathrm{MHz}, 50 \%$ clock duty cycle, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | CONDITIONS |  |  | MAX1160A |  |  | MAX1160B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LEVEL | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |  |  |  |
| Effective Number of Bits (ENOB) | $\mathrm{fin}^{\mathrm{N}}=1 \mathrm{MHz}$ |  |  | 9.2 |  |  | 8.7 |  |  | Bits |
|  | $\mathrm{f}_{\mathrm{IN}}=3.58 \mathrm{MHz}$ |  |  | 8.8 |  |  | 8.3 |  |  |  |
|  | $\mathrm{f} \mathrm{IN}=10 \mathrm{MHz}$ |  |  | 7.5 |  |  | 7.0 |  |  |  |
| Signal-to-Noise Ratio (without harmonics) (SNR) | $\mathrm{fIN}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 1 | 57 | 60 |  | 54 | 57 |  | dB |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | IV | 55 | 58 |  | 52 | 55 |  |  |
|  | $\mathrm{fiN}^{\prime}=3.58 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 56 | 58 |  | 53 | 55 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | IV | 54 | 56 |  | 51 | 53 |  |  |
|  | $\mathrm{f} \mathrm{IN}=10 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 50 | 53 |  | 47 | 49 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | IV | 47 | 50 |  | 44 | 46 |  |  |
| Total Harmonic Distortion (THD) | $\mathrm{fIN}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 1 | 57 | 60 |  | 54 | 57 |  | dB |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | IV | 54 | 57 |  | 51 | 54 |  |  |
|  | $\mathrm{fiN}^{\prime}=3.58 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 56 | 58 |  | 53 | 55 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | IV | 53 | 55 |  | 50 | 52 |  |  |
|  | $\mathrm{f} \mathrm{IN}=10 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 1 | 46 | 48 |  | 43 | 45 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | IV | 45 | 47 |  | 42 | 44 |  |  |
| Signal-to-Noise and Distortion Ratio (SINAD) | $\mathrm{fin}^{\mathrm{N}}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 55 | 57 |  | 52 | 54 |  | dB |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | IV | 52 |  |  | 49 |  |  |  |
|  | $\mathrm{f}_{\mathrm{IN}}=3.58 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 1 | 54 | 55 |  | 51 | 52 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | IV | 51 |  |  | 48 |  |  |  |
|  | $\mathrm{f} \mathrm{N}=10 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 1 | 44 | 47 |  | 41 | 44 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | IV | 43 |  |  | 40 |  |  |  |
| Spurious-Free Dynamic Range (SFDR) | $\mathrm{fiN}^{\prime}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | V |  | 67 |  |  | 67 |  | dB |
| Differential Phase | $\begin{aligned} & \mathrm{f} \mathrm{IN}=3.58 \mathrm{MHz} \\ & \text { and } 4.35 \mathrm{MHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | V |  | 0.2 |  |  | 0.2 |  | Degrees |
| Differential Gain | $\begin{aligned} & \mathrm{f} \mathrm{IN}=3.58 \mathrm{MHz} \\ & \text { and } 4.35 \mathrm{MHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | V |  | 0.5 |  |  | 0.7 |  | \% |

## 10-Bit, 20Msps, TTL-Output ADC

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{DV} \mathrm{CC}=+5.0 \mathrm{~V}, \mathrm{~V}\right.$ IN $= \pm 2.0 \mathrm{~V}, \mathrm{VSB}=-2.0 \mathrm{~V}, \mathrm{VST}=+2.0 \mathrm{~V}$, fCLK $=20 \mathrm{MHz}, 50 \%$ clock duty cycle, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | $\begin{aligned} & \text { TEST } \\ & \text { LEVEL } \end{aligned}$ | MAX1160A |  |  | MAX1160B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DIGITAL INPUTS |  |  |  |  |  |  |  |  |  |
| Logic 1 Voltage |  | V | 2.4 |  | 4.5 | 2.4 |  | 4.0 | V |
| Logic 0 Voltage |  | V |  |  | 0.8 |  |  | 0.8 | V |
| Maximum Input Current Low | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | IV | 0 | 5 | 20 | 0 | 5 | 20 | $\mu \mathrm{A}$ |
| Maximum Input Current High | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | IV | 0 | 5 | 20 | 0 | 5 | 20 | $\mu \mathrm{A}$ |
| Pulse Width Low (CLK) |  | IV | 20 |  |  | 20 |  |  | ns |
| Pulse Width High (CLK) |  | IV | 20 |  | 300 | 20 |  | 300 | ns |
| DIGITAL OUTPUTS |  |  |  |  |  |  |  |  |  |
| Logic 1 Voltage |  | IV | 2.4 |  |  | 2.4 |  |  | V |
| Logic 0 Voltage |  | IV |  |  | 0.6 |  |  | 0.6 | V |
| POWER-SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |  |  |
| Voltages | VCC | IV | 4.75 |  | 5.25 | 4.75 |  | 5.25 | V |
|  | DVCC | IV | 4.75 | 5.0 | 5.25 | 4.75 | 5.0 | 5.25 |  |
|  | -VEE | IV | -4.95 | -5.2 | -5.45 | -4.95 | -5.2 | -5.45 |  |
| Currents | ICC | VI |  | 118 | 145 |  | 118 | 145 | mA |
|  | DICC | VI |  | 40 | 55 |  | 40 | 55 |  |
|  | -IEE | VI |  | 40 | 57 |  | 40 | 57 |  |
| Power Dissipation |  | VI |  | 1.0 | 1.3 |  | 1.0 | 1.3 | W |
| Power-Supply Rejection | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | V |  | 1.0 |  |  | 1.0 |  | LSB |

TEST LEVEL CODES
All electrical characteristics are subject to the following conditions: All parameters having $\mathrm{min} / \mathrm{max}$ specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.
Unless otherwise noted, all tests are pulsed; therefore, $\mathrm{T}_{\mathrm{j}}=\mathrm{T} \mathrm{C}=\mathrm{T}_{\mathrm{A}}$.

TEST LEVEL TEST PROCEDURE
I $100 \%$ production tested at the specified temperature.
II $\quad 100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and sample tested at the specified temperatures.
QA sample tested only at the specified temperatures.
Parameter is guaranteed (but not tested) by design and characterization data. Parameter is a typical value for information purposes only.
$100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Parameter is guaranteed over specified temperature range.

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1,13 | DGND | Digital Ground |
| 2 | D0 | TL Output (LSB) |
| $3-10$ | D1-D8 | TL Outputs |
| 11 | D9 | TL Output (MSB) |
| 12 | D10 | TL Output Overrange |
| 14,28 | DVCC | +5V Supply (digital) |
| 15 | CLK | Clock |
| 16,27 | VEE $^{2}$ | -5.2V Supply (analog) |


| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 17,26 | AGND | Analog Ground |
| 18,25 | VCC | +5 V Supply (analog) |
| 19 | VFT | Force for Top of Reference Ladder |
| 20 | VST | Sense for Top of Reference Ladder |
| 21 | VIN | Analog Input |
| 22 | VRM | Middle of Voltage Reference Ladder |
| 23 | VSB | Sense for Bottom of Reference Ladder |
| 24 | VFB | Force for Bottom of Reference Ladder |

## 10-Bit, 20Msps, TTL-Output ADC

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Detailed Description

The MAX1160 requires few external components to achieve the stated operation and performance. Figure 2 shows the typical interface requirements when using the MAX1160 in normal circuit operation. The following section provides a description of the pin functions, and outlines critical performance criteria to consider for achieving the optimal device performance.

Power Supplies and Grounding
The MAX1160 requires -5.2 V and +5 V analog supply voltages. The +5 V supply is common to analog $\mathrm{V}_{\mathrm{CC}}$ and digital DVCC. A ferrite bead in series with each supply line reduces the transient noise injected into the analog $\mathrm{V}_{\mathrm{cc}}$. Connect these beads as close to the device as possible. The connection between the beads and the MAX1160 should not be shared with any other device. Bypass each power-supply pin as close to the device as possible. Use $0.1 \mu \mathrm{~F}$ for $\mathrm{V}_{E E}$ and $\mathrm{V}_{C C}$, and $0.01 \mu \mathrm{~F}$ for $\mathrm{DV}_{\mathrm{Cc}}$ (chip capacitors are recommended).

## 10-Bit, 20Msps, TTL-Output ADC



Figure 1a. Timing Diagram


Figure 1b. Single-Event Clock

Table 1. Timing Parameters

| PARAMETER | DESCRIPTION | MIN | TYP | MAX |
| :---: | :--- | :---: | :---: | :---: |
| $t_{d}$ | CLK to Data Valid Propagation Delay | 14 | 18 | UNITS |
| $t_{p w H}$ | CLK High Pulse Width | 20 | 300 | ns |
| $t_{p w L}$ | CLK Low Pulse Width | 20 | $n s$ |  |

The MAX1160 has two grounds: AGND and DGND. These internal grounds are isolated on the device. Use ground planes for optimum device performance. Use DGND for the DVCC return path (typically 40 mA ) and for the return path for all digital output logic interfaces. Separate AGND and DGND from each other, connecting them together only through a ferrite bead at the device.
Connect a Schottky or hot carrier diode between AGND and VEE. The use of separate power supplies between $V_{C C}$ and DVCC is not recommended due to potential power-supply-sequencing latchup conditions. For optimum performance, use the recommended circuit shown in Figure 2.

## Voltage Reference

The MAX1160 requires the use of two voltage references: VFT and VFB. VFT is the force for the top of the voltage-reference ladder (typically +2.5 V ); VFB (typically -2.5 V ) is the force for the bottom of the voltage-reference ladder. Both voltages are applied across an $800 \Omega$ internal reference-ladder resistance. The +2.5 V voltage source for reference VFT must be current limited to $20 \mathrm{~mA}(\max )$ if a different driving circuit is used in place of the recommended reference circuit shown in Figures 2 and 3. In addition, there are three reference-ladder taps (VST, VRM, and VSB). VST is the sense for the top of the reference ladder $(+2 \mathrm{~V})$, VRM is the midpoint of the ladder (typically 0 V ), and VSB is the sense for the
bottom of the reference ladder $(-2 \mathrm{~V})$. The voltages at VST and VSB are the device's true full-scale input voltages when VFT and VFB are driven to the recommended voltages (typically +2.5 V and -2.5 V , respectively). These points should be used to monitor the device's actual full-scale input range. When not being used, a decoupling capacitor of $0.01 \mu \mathrm{~F}$ (chip capacitor preferred) connected to AGND from each tap is recommended to minimize high-frequency noise injection.
Figure 2 shows an example of a recommended refer-ence-driver circuit. IC1 is a MAX6225, a 2.5 V reference with an accuracy of $0.2 \%$. The $10 \mathrm{k} \Omega$ potentiometer R1 supports a minimum adjustable range of $0.6 \%$. Use an OP07 or equivalent device for IC2. R2 and R3 must be matched to within $0.1 \%$ with good TC tracking to maintain 0.3LSB matching between VFT and VFB. If $0.1 \%$ matching is not met, then R4 can be used to adjust the VFB voltage to the desired level. Adjust VFT and VFB such that VST and VSB are exactly +2 V and -2 V , respectively.
The analog input range scales proportionally with respect to the reference voltage if a different input range is required. The maximum scaling factor for device operation is $\pm 20 \%$ of the recommended reference voltages of VFT and VFB. However, because the device is laser trimmed to optimize performance with $\pm 2.5 \mathrm{~V}$ references, its accuracy degrades if operated beyond a $\pm 2 \%$ range.

## 10-Bit, 20Msps, TTL-Output ADC

The following errors are defined:
+FS error = top of ladder offset voltage

$$
=\Delta(+F S-V S T+1 L S B)
$$

- FS error $=$ bottom of ladder offset voltage

$$
=\Delta(-F S-\text { VSB }-1 \mathrm{LSB})
$$

where the + FS (full-scale) input voltage is defined as the output transition between 1111111110 and 111111 1111, and the -FS input voltage is defined as the output transition between 0000000000 and 0000000001 (Table 2).

Analog Input
VIN is the analog input. The full-scale input range will be $80 \%$ of the reference voltage, or $\pm 2 \mathrm{~V}$ with VFB $=$ -2.5 V and $\mathrm{VFT}=+2.5 \mathrm{~V}$.

The analog input's drive requirements are minimal when compared to conventional flash converters. This is due to the MAX1160's extremely low (5pF) input capacitance and very high ( $300 \mathrm{k} \Omega$ ) input resistance. For example, for an input signal of $\pm 2 \mathrm{Vp}-\mathrm{p}$ with a 10 MHz input frequency, the peak output current required for the driving circuit is only $628 \mu \mathrm{~A}$.

Clock Input The MAX1160 is driven from a single-ended TTL input (CLK). The CLK pulse width ( tpwh ) must be kept between 20 ns and 300 ns to ensure proper operation of the internal track/hold amplifier (Figure 1a). When operating the MAX1160 at sampling rates above 3Msps, it is recommended that the clock input duty cycle be kept at


Figure 2. Typical Operating Circuit

## 10-Bit, 20Msps, TTL-Output ADC

Table 2. Output Data Information

| ANALOG <br> INPUT | OVERRANGE <br> D10 | OUTPUT CODE <br> D9-D0 |  |
| :---: | :---: | :---: | :---: |
| $>+2 \mathrm{~V}+1 / 2 \mathrm{LSB}$ | 1 | 1111111111 |  |
| $+2 \mathrm{~V}-1 \mathrm{LSB}$ | 0 | 1111111110 |  |
| 0 V | 0 | $\varnothing 0 \quad 00 \varnothing \varnothing \quad \varnothing 0 \varnothing \varnothing$ |  |
| $-2 \mathrm{~V}+1 \mathrm{LSB}$ | 0 | 0000000000 |  |
| $<2 \mathrm{~V}$ | 0 | 0000000000 |  |

( $\varnothing$ indicates the flickering bit between logic 0 and 1.)
$50 \%$ to optimize performance, but performance will not be degraded if kept within the $40 \%$ to $60 \%$ range. The analog input signal is latched on the rising edge of CLK.
The clock input must be driven from fast TTL logic (VIH $\leq 4.5 \mathrm{~V}$, tRISE $<6 \mathrm{~ns}$ ). In the event the clock is driven from a high current source, use a $100 \Omega$ resistor (R5) in series to limit current to approximately 45 mA .

Digital Outputs
The format of the output data (D0-D9) is straight binary (Table 2). The outputs are latched on the rising edge of CLK with a typical propagation delay of 14 ns . There is a one-clock-cycle latency between CLK and the valid output data (Figure 1a).

The digital outputs' rise and fall times are not symmetrical. Typical propagation delay is 14 ns for the rise time and 6 ns for the fall time (Figure 4). The nonsymmetrical rise and fall times create approximately 8 ns of invalid data.

## Overrange Output

The overrange output (D10) is an indication that the analog input signal has exceeded the positive full-scale input voltage by 1 LSB . When this condition occurs, D10 will switch to logic 1. All other data outputs (D0-D9) will remain at logic 1 as long as D10 remains at logic 1. This feature makes it possible to include the MAX1160 in higher-resolution systems.

## Evaluation Board

The MAX1160 EV kit is available to help designers demonstrate the MAX1160's full performance. This board includes a reference circuit, a clock-driver circuit, output data latches, and an on-board reconstruction of the digital data. A separate data sheet describing the operation of this board is also available. Contact the factory for price and availability.


Figure 4. Digital Output Characteristics

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600
© 1997 Maxim Integrated Products
Printed USA
MAXINI is a registered trademark of Maxim Integrated Products.

