



28C011T 1 Megabit (128K x 8-Bit) EEPROM





FEATURES:

- 128k x 8-bit EEPROM
- Rad-Pak® radiation hardened against natural space radiation
- · Total dose hardness:
 - > 100 krad (Si), depending upon space mission
- Excellent Single Event Effects:
 - No Latchup > 120 MeV/mg/cm²
 - SEU > 90 MeV/mg/cm² read mode
- · Package:
 - 32-pin Rad-Pak® flat pack package
 - JEDEC-approved byte-wide pinout
- High speed:
 - 120, 150, and 200 ns maximum access times available
- High endurance:
 - 10,000 cycles/byte, 10-year data retention
- Page write mode:
 - 1 to 128 byte page
- · Low power dissipation
 - 20 mW/MHz active (typical)
 - 110 µW standby (maximum)
- Screening per TM 5004
- QCI per TM5005

DESCRIPTION:

Maxwell Technologies' 28C011T high-density 1 Megabit (128K x 8-Bit) EEPROM microcircuit features a greater than 100 krad (Si) total dose tolerance, depending upon space mission. The 28C011T is capable of in-system electrical byte and page programmability. It has a 128-byte page programming function to make its erase and write operations faster. It also features Data Polling and a Ready / Busy signal to indicate the completion of erase and programming operations. In the 28C011T, hardware data protection is provided with the RES pin, in addition to noise protection on the WE signal and write inhibit on power on and off. Software data protection is implemented using the JEDEC optional standard algorithm.

Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

TABLE 1. 28C011T PINOUT DESCRIPTION

Pin	Symbol	Description
12-4, 27, 26, 23, 25, 4,28, 3, 31, 2	A0-A16	Address
13-21	I/O 0 - 7	Data Input/Output
24	ŌĒ	Output Enable
22	CE	Chip Enable
29	WE	Write Enable
32	V _{CC}	Power Supply
16	V_{SS}	Ground
1	RDY/BUSY	Ready/Busy
30	RES	Reset

TABLE 2. 28C011T ABSOLUTE MAXIMUM RATINGS

Parameter	SYMBOL	MIN	MAX	UNITS
Supply Voltage (Relative to V _{SS})	V _{CC}	-0.6	+7.0	V
Input Voltage (Relative to V _{SS})	V _{IN}	-0.5 ¹	+7.0	V
Operating Temperature Range	T _{OPR}	-55	+125	°C
Storage Temperature Range	T _{STG}	-65	+150	°C

^{1.} V_{IN} min = -3.0V for pulse width \leq 50ns.

TABLE 3. DELTA LIMITS

PARAMETER	Variation
I _{cc} 1	±10%
I _{cc} 2	±10%
I _{CC} 3	±10%
I _{LI}	±10%
I _{LO}	±10%

Table 4. 28C011T Recommended Operating Conditions

PARAMETER	Symbol	Min	Max	Units
Supply Voltage	V _{CC}	4.5	5.5	V
Input Voltage	V _{IL}	-0.31	0.8	V
	V _{IH}	2.2	V _{CC} +0.3	
RES_PIN	V _H	V _{CC} -0.5	V _{CC} +1	
Thermal Impedance — Flat Package	$\Theta_{ extsf{JC}}$		2.17	°C/W
Operating Temperature Range	T _{OPR}	-55	+125	°C

^{1.} V_{IL} min = 1.0V for pulse width \leq 50 ns

TABLE 5. 28C011T CAPACITANCE

 $(T_A = 25 \, ^{\circ}C, f = 1 \, MHZ)$

Parameter	Symbol	Min	Max	Units
Input Capacitance: V _{IN} = 0V ¹	C _{IN}		6	pF
Output Capacitance: V _{OUT} = 0V ¹	C _{OUT}		12	pF

^{1.} Guaranteed by design.

TABLE 6. 28C011T DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V \pm 10%, T_A = -55 to +125 °C, unless otherwise specified)

Parameter	TEST CONDITION	Symbol	Min	Max	Units
Input Leakage Current	V _{CC} = 5.5V, V _{IN} = 5.5V	I _{IL}		2 1	μA
Output Leakage Current	V _{CC} = 5.5V, V _{OUT} = 5.5V/0.4V	I _{LO}		2	μA
Standby V _{CC} Current	CE = V _{CC}	ICC1		20	μA
	CE = V _{IH}	ICC2		1	mA
Operating V _{CC} Current	I_{OUT} = 0mA, Duty = 100%, Cycle = 1 μ s at V_{CC} = 5.5 V	ICC3		15	mA
	I _{OUT} = 0mA, Duty = 100%, Cycle = 150ns at V _{CC} = 5.5V			50	
Input Voltage		V _{IL}		0.8	V
		V _{IH}	2.2		
RES_PIN		V _H	V _{CC} -0.5		
Output Voltage	I _{OL} = 2.1 mA	V _{OL}		0.4	V
	I _{OH} = -0.4 mA	V _{OH}	2.4		

12.19.01 Rev 7

^{1.} I_{LI} on RES = 100 uA max.

Table 7. 28C011T AC Electrical Characteristics for Read Operation 1 (V_{CC} = 5V \pm 10%, T_{A} = -55 to +125 $^{\circ}$ C)

PARAMETER	Symbol	Min	Max	Units
Address Access Time CE = OE = V _{IL} , WE = V _{IH}	t _{ACC}			ns
-120			120	
-150			150	
-200			200	
Chip Enable Access Time	t _{CE}			ns
$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$			400	
-120			120	
-150 -200			150 200	
			200	
Output Enable Access Time $\overline{CE} = V_{IL}$, $\overline{WE} = V_{IH}$	t _{OE}			ns
-120		0	75	
-150		ő	75	
-200		0	100	
Output Hold to Address Change	t _{OH}			ns
$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$				
-120		0		
-150 -200		0		
		U		
Output Disable to High-Z ²				ns
$CE = V_{IL}$, $WE = V_{IH}$	t _{DF}		50	
-120 -150		0	50 50	
-200		0	60	
$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$			00	
-120	t _{DFR}	0	300	
-150	ישרא	0	350	
-200		0	450	
RES to Output Delay ³	t _{RR}			ns
$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$				
-120		0	400	
-150		0	450	
-200		0	650	

^{1.} Test conditions: Input pulse levels - 0.4V to 2.4V; input rise and fall times < 20ns; output load - 1 TTL gate + 100pF (including scope and jig); reference levels for measuring timing - 0.8V/1.8V.

^{2.} t_{DF} and t_{DFR} are defined as the time at which the output becomes an open circuit and data is no longer driven.

^{3.} Guaranteed by design.

TABLE 8. 28C011T AC ELECTRICAL CHARACTERISTICS FOR BYTE ERASE AND BYTE WRITE OPERATIONS $(V_{CC} = 5V \pm 10\%, T_A = -55 \text{ to } +125 \text{ °C})$

Parameter	Symbol	M _I N ¹	Max	Units
Address Setup Time -120 -150 -200	t _{AS}	0 0 0	 	ns
Chip Enable to Write Setup Time (WE controlled) -120 -150 -200	t _{cs}	0 0 0	 	ns
Write Pulse Width CE controlled -120 -150 -200 WE controlled -120 -150 -200	t _{CW}	200 250 350 150 250 350	 	ns
Address Hold Time -120 -150 -200	t _{AH}	150 150 200		ns
Data Setup Time -120 -150 -200	t _{DS}	75 120 200	 	ns
Data Hold Time -120 -150 -200	t _{DH}	10 10 20	 	ns
Chip Enable Hold Time (WE controlled) -120 -150 -200	t _{сн}	0 0 0	 	ns
Write Enable to Write Setup Time (CE controlled) -120 -150 -200	t _{ws}	0 0 0	 	ns
Write Enable Hold Time (CE controlled) -120 -150 -200	t _{WH}	0 0 0		ns

All data sheets are subject to change without notice

1000580

Table 8. 28C011T AC Electrical Characteristics for Byte Erase and Byte Write Operations ($V_{CC} = 5V \pm 10\%$, $T_A = -55$ to +125 °C)

PARAMETER	SYMBOL	M _{IN} 1	Max	Units
Output Enable to Write Setup Time -120 -150 -200	t _{oes}	0 0 0	 	ns
Output Enable Hold Time -120 -150 -200	t _{OEH}	0 0 0	 	ns
Write Cycle Time ² -120 -150 -200	t _{wc}	 	10 10 20	ms
Data Latch Time -120 -150 -200	t _{DL}	250 300 400	 	ns
Byte Load Window -120 -150 -200	t _{BL}	100 100 200	 	μs
Byte Load Cycle -120 -150 -200	t _{BLC}	0.55 0.55 0.95	30 30 30	μs
Time to Device Busy -120 -150 -200	t _{DB}	100 120 170	 	ns
Write Start Time ³ -120 -150 -200	t _{DW}	150 150 250	 	ns
RES to Write Setup Time -120 -150 -200	t _{RP}	100 100 200	 	μs
V _{CC} to RES Setup Time ⁴ -120 -150 -200	t _{RES}	1 1 3	 	μs

^{1.} Use this device in a longer cycle than this value.

^{2.} t_{WC} must be longer than this value unless polling techniques or RDY/BUSY are used. This device automatically completes the internal write operation within this value.

- 3. Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/BUSY are used.
- 4. Guaranteed by design.

TABLE 9. 28C011T Mode Selection 1, 2

PARAMETER	CE	ŌĒ	WE	I/O	RES	RDY/BUSY
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}	V_{H}	High-Z
Standby	V_{IH}	Х	Х	High-Z	Х	High-Z
Write	V _{IL}	V _{IH}	V _{IL}	D _{IN}	V_{H}	High-Z> V _{OL}
Deselect	V _{IL}	V _{IH}	V _{IH}	High-Z	V_{H}	High-Z
Write Inhibit	Х	Х	V _{IH}		Х	
	Х	V _{IL}	Х		Х	
Data Polling	V_{IL}	V _{IL}	V _{IH}	Data Out (I/O7)	V_{H}	V _{OL}
Program	Х	Х	Х	High-Z	V _{IL}	High-Z

1. X = Don't care.

1000580

2. Refer to the recommended DC operating conditions.

FIGURE 1. READ TIMING WAVEFORM Address ÇE $t_{\rm OH}$ ŌĒ t_{OE} High-Z Data Out Data out valid RES

All data sheets are subject to change without notice

FIGURE 2. BYTE WRITE TIMING WAVEFORM(1) (WE CONTROLLED)





FIGURE 3. BYTE WRITE TIMING WAVEFORM(2) (CE CONTROLLED)



28C011T

1 Megabit (128K x 8-Bit) EEPROM

FIGURE 4. PAGE WRITE TIMING WAVEFORM(1) (WE CONTROLLED)





FIGURE 5. PAGE WRITE TIMING WAVEFORM(2) (CE CONTROLLED)



All data sheets are subject to change without notice

FIGURE 6. DATA POLLING TIMING WAVEFORM




FIGURE 7. SOFTWARE DATA PROTECTION TIMING WAVEFORM(1) (IN PROTECTION MODE)





FIGURE 8. SOFTWARE DATA PROTECTION TIMING WAVEFORM(2) (IN NON-PROTECTION MODE)



1000580

EEPROM APPLICATION NOTES

This application note describes the programming procedures for the EEPROM modules and with details of various techniques to preserve data protection.

Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle, and allows the undefined data within 128 bytes to be written corresponding to the undefined address (A0 to A6). Loading the first byte of data, the data load window opens $30\mu s$ for the second byte. In the same manner each additional byte of data can be loaded within $30\mu s$. In case \overline{CE} and \overline{WE} are kept high for 100 μs after data input, EEPROM enters erase and write mode automatically and only the input data are written into the EEPROM.

WE CE Pin Operation

<u>During a write cycle</u>, addresses are latched by the falling edge of WE or CE, and data is latched by the rising edge of WE or CE.

Data Polling


Data Polling function allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O 7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows a comparison operation to determine the status of the EEPROM. The RDY/Busy signal has high <u>impe</u>dance except in write cycle and is lowered to V_{OL} after the first write signal. At the-end of a write cycle, the RDY/Busy signal changes state to high impedance.

RES Signal

When $\overline{\text{RES}}$ is LOW, the EEPROM cannot be read and programmed. Therefore, data can be protected by keeping $\overline{\text{RES}}$ low when V_{CC} is switched. $\overline{\text{RES}}$ should be high during read and programming because it doesn't provide a latch function.




Data Protection

To protect the data during operation and power on/off, the EEPROM has the internal functions described below.

1. Data Protection against Noise of Control Pins (CE, OE, WE) during Operation.

28C011T


During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the EEPROM has a noise cancellation function that cuts noise if its width is 20ns or less in programming mode. Be careful not to allow noise of a width of more than 20ns on the control pins.




2. Data Protection at $V_{\rm CC}$ on/off

1000580

When V_{CC} is turned on or off, noise on the control pins generated by external circuits, such as CPUs, may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state during V_{CC} on/off by using a CPU reset signal to RES pin.



 $\overline{\text{RES}}$ should be kept at V_{SS} level when V_{CC} is turned on or off. The EEPROM breaks off programming operation when $\overline{\text{RES}}$ become low, programming operation doesn't finish correctly in case that RES falls low during programming operation. RES should be kept high for 10 ms after the last data input.



All data sheets are subject to change without notice


28C011T

3. Software Data Protection

The software data protection function is to prevent unintentional programming caused by noise generated by external circuits. In software data protection mode, 3 bytes of data must be input before write data as follows. These bytes can switch the non-protection mode to the protection mode.

Software data protection mode can be canceled by inputting the following 6 bytes. Then, the EEPROM turns to the non-protection mode and can write data normally. However, when the data is input in the canceling cycle, the data cannot be written.

Address	Data
5555 ↓	AA ↓
AAAA or 2AAA	55 ↓
5555 ↓	80 ↓
5555 ↓	AA ↓
AAAA or 2AAA	55
5555	20



32-PIN RAD-PAK® FLAT PACKAGE

Symbol		DIMENSION	
STMBOL	Min	Noм	Max
А	0.117	0.130	0.143
b	0.015	0.017	0.022
С	0.003	0.005	0.009
D		0.820	0.830
E	0.404	0.410	0.416
E1			0.440
E2	0.234	0.240	
E3	0.030	0.085	
е		0.050BSC	1
L	0.350	0.370	0.390
Q	0.021	0.033	0.036
S1	0.005	0.027	
N		32	<u> </u>

Note: All dimensions in inches.

28C011T

Important Notice:

These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

28C011T

Product Ordering Options

1000580

