

PIC16C6X

8-Bit CMOS Microcontrollers

Devices included in this data sheet:

- PIC16C61 PIC16C64A
- PIC16C62 PIC16CR64
- PIC16C62A PIC16C65
- PIC16CR62 PIC16C65A
- PIC16C63 PIC16CR65
- PIC16CR63 PIC16C66
- PIC16C64 PIC16C67

PIC16C6X Microcontroller Core Features:

- High performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- Interrupt capability
- Eight level deep hardware stack
- Direct, indirect, and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- Selectable oscillator options

- Low-power, high-speed CMOS EPROM/ROM technology
- Fully static design
- Wide operating voltage range: 2.5V to 6.0V
- Commercial, Industrial, and Extended temperature ranges
- Low-power consumption:
 - < 2 mA @ 5V, 4 MHz
 - 15 μA typical @ 3V, 32 kHz
 - < 1 μA typical standby current


PIC16C6X Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture/Compare/PWM (CCP) module(s)
- Capture is 16-bit, max resolution is 12.5 ns, Compare is 16-bit, max resolution is 200 ns, PWM max resolution is 10-bit.
- Synchronous Serial Port (SSP) with SPI[™] and I²C[™]
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)
- Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and CS controls
- Brown-out detection circuitry for Brown-out Reset (BOR)


PIC16C6X Features	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67
Program Memory (EPROM) x 14	1K	2K	2K	_	4K	_	2K	2K	-	4K	4K	_	8K	8K
(ROM) x 14	—	—	—	2K	—	4K	—	_	2K	—	—	4K	—	—
Data Memory (Bytes) x 8	36	128	128	128	192	192	128	128	128	192	192	192	368	368
I/O Pins	13	22	22	22	22	22	33	33	33	33	33	33	22	33
Parallel Slave Port	—	—	—	—	—		Yes	Yes	Yes	Yes	Yes	Yes		Yes
Capture/Compare/PWM Module(s)	-	1	1	1	2	2	1	1	1	2	2	2	2	2
Timer Modules	1	3	3	3	3	3	3	3	3	3	3	3	3	3
Serial Communication	_	SPI/ I ² C	SPI/ I ² C	SPI/ I ² C	SPI/I ² C, USART	SPI/I ² C, USART	SPI/ I ² C	SPI/ I ² C	SPI/ I ² C	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART	,	SPI/I ² C, USART
In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Brown-out Reset	_	—	Yes	Yes	Yes	Yes	_	Yes	Yes	—	Yes	Yes	Yes	Yes
Interrupt Sources	3	7	7	7	10	10	8	8	8	11	11	11	10	11
Sink/Source Current (mA)	25/20	25/25	25/25	25/25	25/25	25/25	25/25	25/25	25/25	25/25	25/25	25/25	25/25	25/25

© 1997 Microchip Technology Inc.

Pin Diagrams



PIC16C6X



© 1997 Microchip Technology Inc.

Table Of Contents

1.0 General Description	5
2.0 PIC16C6X Device Varieties	
3.0 Architectural Overview	9
4.0 Memory Organization	
5.0 I/O Ports	
6.0 Overview of Timer Modules	
7.0 Timer0 Module	
8.0 Timer1 Module	
9.0 Timer2 Module	
10.0 Capture/Compare/PWM (CCP) Module(s)	
11.0 Synchronous Serial Port (SSP) Module	
12.0 Universal Synchronous Asynchronous Receiver Transmitter (USART) Module	
13.0 Special Features of the CPU	
14.0 Instruction Set Summary	
15.0 Development Support	
16.0 Electrical Characteristics for PIC16C61	
17.0 DC and AC Characteristics Graphs and Tables for PIC16C61	
18.0 Electrical Characteristics for PIC16C62/64	
19.0 Electrical Characteristics for PIC16C62A/R62/64A/R64	
20.0 Electrical Characteristics for PIC16C65	
21.0 Electrical Characteristics for PIC16C63/65A	
22.0 Electrical Characteristics for PIC16CR63/R65	
23.0 Electrical Characteristics for PIC16C66/67	
24.0 DC and AC Characteristics Graphs and Tables for:	
PIC16C62, PIC16C62A, PIC16CR62, PIC16C63, PIC16C64, PIC16C64A, PIC16CR64,	
PIC16C65A, PIC16C66, PIC16C67	
25.0 Packaging Information	
Appendix A: Modifications	
Appendix B: Compatibility	
Appendix C: What's New	
Appendix D: What's Changed	308
Appendix E: PIC16/17 Microcontrollers	
Pin Compatibility	
Index	
List of Equation and Examples	
List of Figures	
List of Tables	
Reader Response	
PIC16C6X Product Identification System	

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. For example, the legend below shows that some features of only the PIC16C62A, PIC16CR62, PIC16C63, PIC16C64A, PIC16CR64, and PIC16C65A are described in this section.

			e Dev										
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC16CXX is a family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16CXX microcontroller family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The **PIC16C61** device has 36 bytes of RAM and 13 I/O pins. In addition a timer/counter is available.

The **PIC16C62/62A/R62** devices have 128 bytes of RAM and 22 I/O pins. In addition, several peripheral features are available, including: three timer/counters, one Capture/Compare/PWM module and one serial port. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPITM) or the two-wire Inter-Integrated Circuit (I²C) bus.

The **PIC16C63/R63** devices have 192 bytes of RAM, while the **PIC16C66** has 368 bytes. All three devices have 22 I/O pins. In addition, several peripheral features are available, including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I²C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also know as a Serial Communications Interface or SCI.

The **PIC16C64/64A/R64** devices have 128 bytes of RAM and 33 I/O pins. In addition, several peripheral features are available, including: three timer/counters, one Capture/Compare/PWM module and one serial port. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I²C) bus. An 8-bit Parallel Slave Port is also provided.

The **PIC16C65/65A/R65** devices have 192 bytes of RAM, while the **PIC16C67** has 368 bytes. All four devices have 33 I/O pins. In addition, several peripheral features are available, including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I²C) bus. The Universal Synchronous Asynchronous Receiver Transmit-

ter (USART) is also known as a Serial Communications Interface or SCI. An 8-bit Parallel Slave Port is also provided.

The PIC16C6X device family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers a power saving mode. The user can wake the chip from SLEEP through several external and internal interrupts, and resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lockup.

A UV erasable CERDIP packaged version is ideal for code development, while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC16C6X family fits perfectly in applications ranging from high-speed automotive and appliance control to low-power remote sensors, keyboards and telecom processors. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high performance, ease-of-use, and I/O flexibility make the PIC16C6X very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, serial communication, capture and compare, PWM functions, and co-processor applications).

1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for PIC16C5X can be easily ported to PIC16CXX family of devices (Appendix B).

1.2 <u>Development Support</u>

PIC16C6X devices are supported by the complete line of Microchip Development tools.

Please refer to Section 15.0 for more details about Microchip's development tools.

^{© 1997} Microchip Technology Inc.

TABLE 1-1: PIC16C6X FAMILY OF DEVIC	ES
-------------------------------------	----

		PIC16C61	PIC16C62A	PIC16CR62	PIC16C63	PIC16CR63
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20
	EPROM Program Memory (x14 words)	1K	2К	—	4K	-
Memory	ROM Program Memory (x14 words)			2К	_	4K
	Data Memory (bytes)	36	128	128	192	192
	Timer Module(s)	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/ PWM Module(s)	—	1	1	2	2
	Serial Port(s) (SPI/I ² C, USART)	_	SPI/I ² C	SPI/I ² C	SPI/I ² C, USART	SPI/I ² C USART
	Parallel Slave Port	—	_	_	_	_
	Interrupt Sources	3	7	7	10	10
	I/O Pins	13	22	22	22	22
	Voltage Range (Volts)	3.0-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	—	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SO	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC	28-pin SDIP, SOIC

		PIC16C64A	PIC16CR64	PIC16C65A	PIC16CR65	PIC16C66	PIC16C67
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x14 words)	2К	_	4K	_	8К	8К
Memory	ROM Program Memory (x14 words)	—	2К	—	4K	_	_
	Data Memory (bytes)	128	128	192	192	368	368
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Mod- ule(s)	1	1	2	2	2	2
	Serial Port(s) (SPI/I ² C, USART)	SPI/I ² C	SPI/I ² C	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART
	Parallel Slave Port	Yes	Yes	Yes	Yes	—	Yes
	Interrupt Sources	8	8	11	11	10	11
	I/O Pins	33	33	33	33	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes
Features	Brown-out Reset	Yes	Yes	Yes	Yes	Yes	Yes
	Packages	44-pin PLCC,		40-pin DIP; 44-pin PLCC, MQFP, TQFP	40-pin DIP; 44-pin PLCC, MQFP, TQFP	soic	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C6X Family devices use serial programming with clock pin RB6 and data pin RB7.

2.0 PIC16C6X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C6X Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C6X family of devices, there are four device "types" as indicated in the device number:

- 1. **C**, as in PIC16**C**64. These devices have EPROM type memory and operate over the standard voltage range.
- 2. LC, as in PIC16LC64. These devices have EPROM type memory and operate over an extended voltage range.
- 3. **CR**, as in PIC16**CR**64. These devices have ROM program memory and operate over the standard voltage range.
- 4. LCR, as in PIC16LCR64. These devices have ROM program memory and operate over an extended voltage range.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART[®] Plus and PRO MATE[®] II programmers both support programming of the PIC16C6X.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random, or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password, or ID number.

ROM devices do not allow serialization information in the program memory space. The user may have this information programmed in the data memory space.

For information on submitting ROM code, please contact your regional sales office.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

For information on submitting ROM code, please contact your regional sales office. NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data may be fetched from the same memory using the same bus. Separating program and data busses further allows instructions to be sized differently than 8-bit wide data words. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C61 addresses 1K x 14 of program memory. The PIC16C62/62A/R62/64/64A/R64 address 2K x 14 of program memory, and the PIC16C63/R63/65/65A/R65 devices address 4K x 14 of program memory. The PIC16C66/67 address 8K x 14 program memory. All program memory is internal.


The PIC16CXX can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of "special optimal situations" makes programming with the PIC16CXX simple yet efficient, thus significantly reducing the learning curve. The PIC16CXX device contains an 8-bit ALU and working register (W). The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register), the other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending upon the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. Bits C and DC operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.








FIGURE 3-2: PIC16C62/62A/R62/64/64A/R64 BLOCK DIAGRAM

© 1997 Microchip Technology Inc.

PIC16C6X




FIGURE 3-3: PIC16C63/R63/65/65A/R65 BLOCK DIAGRAM




FIGURE 3-4: PIC16C66/67 BLOCK DIAGRAM

Pin Name	DIP Pin#	SOIC Pin#	Pin Type	Buffer Type	Description					
OSC1/CLKIN	16	16	I	ST/CMOS ⁽¹⁾	Oscillator crystal input/external clock source input.					
OSC2/CLKOUT	15	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.					
MCLR/Vpp	4	4	I/P	ST	Master clear reset input or programming voltage input. This pin is an active low reset to the device.					
					PORTA is a bi-directional I/O port.					
RA0	17	17	I/O	TTL						
RA1	18	18	I/O	TTL						
RA2	1	1	I/O	TTL						
RA3	2	2	I/O	TTL						
RA4/T0CKI	3	3	I/O	ST	RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type.					
					PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.					
RB0/INT	6	6	I/O	TTL/ST ⁽²⁾	RB0 can also be the external interrupt pin.					
RB1	7	7	I/O	TTL						
RB2	8	8	I/O	TTL						
RB3	9	9	I/O	TTL						
RB4	10	10	I/O	TTL	Interrupt on change pin.					
RB5	11	11	I/O	TTL	Interrupt on change pin.					
RB6	12	12	I/O	TTL/ST ⁽³⁾	Interrupt on change pin. Serial programming clock.					
RB7	13	13	I/O	TTL/ST ⁽³⁾	Interrupt on change pin. Serial programming data.					
Vss	5	5	Р		Ground reference for logic and I/O pins.					
Vdd	14	14	Р	_	Positive supply for logic and I/O pins.					
Legend: I = input	0 = ou — = N	utput lot used) = input/outpu L = TTL input	input/output P = power					

PIC16C61 PINOUT DESCRIPTION TABLE 3-1:

Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.
2: This buffer is a Schmitt Trigger input when configured as the external interrupt.
3: This buffer is a Schmitt Trigger input when used in serial programming mode.

OSC1/CLKIN 9 OSC2/CLKOUT 10 MCLR/VPP 1 RA0 2 RA1 3 RA2 4 RA3 5 RA4/T0CKI 6 RA5/SS 7 RB0/INT 21 RB1 22 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28 RC0/T1OSO ⁽¹⁾ /T1CKI 11	I O I/P I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	ST/CMOS ⁽³⁾ ST TTL TTL TTL TTL ST TTL/ST ⁽⁴⁾ TTL	Output is open drain type.
MCLR/VPP 1 RA0 2 RA1 3 RA2 4 RA3 5 RA4/T0CKI 6 RA5/SS 7 RB0/INT 21 RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	I/P I/O I/O I/O I/O I/O I/O I/O	TTL TTL TTL ST TTL TTL/ST ⁽⁴⁾	tal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate. Master clear reset input or programming voltage input. This pin is an active low reset to the device. PORTA is a bi-directional I/O port. RA4 can also be the clock input to the Timer0 timer/counter Output is open drain type. RA5 can also be the slave select for the synchronous seria port. PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RA0 2 RA1 3 RA2 4 RA3 5 RA4/T0CKI 6 RA5/SS 7 RB0/INT 21 RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	I/O I/O I/O I/O I/O I/O I/O	TTL TTL TTL ST TTL TTL/ST ⁽⁴⁾	an active low reset to the device. PORTA is a bi-directional I/O port. RA4 can also be the clock input to the Timer0 timer/counter Output is open drain type. RA5 can also be the slave select for the synchronous seria port. PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RA1 3 RA2 4 RA3 5 RA4/T0CKI 6 RA5/SS 7 RB0/INT 21 RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	I/O I/O I/O I/O I/O I/O	TTL TTL ST TTL TTL/ST ⁽⁴⁾	RA4 can also be the clock input to the Timer0 timer/counter Output is open drain type. RA5 can also be the slave select for the synchronous seria port. PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RA1 3 RA2 4 RA3 5 RA4/T0CKI 6 RA5/SS 7 RB0/INT 21 RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	I/O I/O I/O I/O I/O I/O	TTL TTL ST TTL TTL/ST ⁽⁴⁾	Output is open drain type. RA5 can also be the slave select for the synchronous seria port. PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RA2 4 RA3 5 RA4/T0CKI 6 RA5/SS 7 RB0/INT 21 RB1 22 RB2 23 RB3 24 RB5 26 RB6 27 RB7 28	I/O I/O I/O I/O I/O	TTL TTL ST TTL	Output is open drain type. RA5 can also be the slave select for the synchronous seria port. PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RA3 5 RA4/T0CKI 6 RA5/SS 7 RB0/INT 21 RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	I/O I/O I/O I/O I/O	TTL ST TTL TTL/ST ⁽⁴⁾	Output is open drain type. RA5 can also be the slave select for the synchronous seria port. PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RA4/T0CKI 6 RA5/SS 7 RB0/INT 21 RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	1/O 1/O 1/O 1/O	ST TTL TTL/ST ⁽⁴⁾	Output is open drain type. RA5 can also be the slave select for the synchronous seria port. PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RA5/SS 7 RB0/INT 21 RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	I/O I/O I/O	TTL TTL/ST ⁽⁴⁾	Output is open drain type. RA5 can also be the slave select for the synchronous seria port. PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RB0/INT 21 RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB5 26 RB6 27 RB7 28	I/O I/O	TTL/ST ⁽⁴⁾	port. PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	I/O		grammed for internal weak pull-up on all inputs.
RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	I/O		
RB1 22 RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	I/O		
RB2 23 RB3 24 RB4 25 RB5 26 RB6 27 RB7 28			
RB3 24 RB4 25 RB5 26 RB6 27 RB7 28	"0	TTL	
RB4 25 RB5 26 RB6 27 RB7 28	I/O		
RB5 26 RB6 27 RB7 28	I/O	TTL	Interrupt on change pin.
RB6 27 RB7 28	I/O	TTL	Interrupt on change pin.
RB7 28	I/O	TTL/ST ⁽⁵⁾	Interrupt on change pin. Serial programming clock.
	1/O	TTL/ST ⁽⁵⁾	
RC0/T1OSO ⁽¹⁾ /T1CKI 11	1/0	112/3147	Interrupt on change pin. Serial programming data.
	I/O	ST	PORTC is a bi-directional I/O port. RC0 can also be the Timer1 oscillator output ⁽¹⁾ or Timer1 clock input.
RC1/T1OSI ⁽¹⁾ /CCP2 ⁽²⁾ 12	I/O	ST	RC1 can also be the Timer1 oscillator input ⁽¹⁾ or Capture2 input/Compare2 output/PWM2 output ⁽²⁾ .
RC2/CCP1 13	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL 14	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA 15	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO 16	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK ⁽²⁾ 17	I/O	ST	RC6 can also be the USART Asynchronous Transmit ⁽²⁾ o Synchronous Clock ⁽²⁾ .
RC7/RX/DT ⁽²⁾ 18	I/O	ST	RC7 can also be the USART Asynchronous Receive ⁽²⁾ of Synchronous Data ⁽²⁾ .
Vss 8,19) P	-	Ground reference for logic and I/O pins.
VDD 20	P	-	Positive supply for logic and I/O pins.

TABLE 3-2: PIC16C62/62A/R62/63/R63/66 PINOUT DESCRIPTION

2: The USART and CCP2 are not available on the PIC16C62/62A/R62.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

4: This buffer is a Schmitt Trigger input when configured as the external interrupt.

5: This buffer is a Schmitt Trigger input when used in serial programming mode.

OSC1/CLKIN 13 14 30 I ST/CMOS ⁽³⁾ Oscillator crystal input/external clo OSC2/CLKOUT 14 15 31 O — Oscillator crystal output. Connects crystal oscillator mode. In RC mod OUT which has 1/4 the frequency of instruction cycle rate. MCLR/VPP 1 2 18 I/P ST Master clear reset input or program pin is an active low reset to the dev instruction cycle rate. RA0 2 3 19 I/O TTL RA1 3 4 20 I/O TTL RA2 4 5 21 I/O TTL RA4/T0CKI RA4 5 21 I/O TTL RA4/T0CKI RA5 6 22 I/O TTL RA4/T0CKI RA5 7 8 24 I/O TTL RA4 can also be the clo timer/counter. Output is open regrammed for internal weak pull RB0/INT 33 36 8 I/O TTL RA5 can also be the external RB3 36 39 11 I/O TTL RB4 37 9 I/O TTL RB4 37 41 14 I/O TTL RB4 37 41 I/O	
MCLR/VPP 1 2 18 I/P ST Master clear reset input or program pin is an active low reset to the der port or program pin is an active low reset to the der port or port o	ck source input.
RAO 2 3 19 I/O TTL RAO 2 3 19 I/O TTL RA1 3 4 20 I/O TTL RA2 4 5 21 I/O TTL RA3 5 6 22 I/O TTL RA4/T0CKI 6 7 23 I/O ST RA4 can also be the clo timer/counter. Output is open RA5/SS 7 8 24 I/O TTL RA5 can also be the slave s serial port. RB0/INT 33 36 8 I/O TTL/ST ⁽⁴⁾ RB0 can also be the external RB1 34 37 9 I/O TTL RB0 can also be the external RB3 36 39 11 I/O TTL Interrupt on change pin. RB6 39 43 16 I/O TTL Interrupt on change pin. Seria RB7 40 44 17 I/O ST RC0 can also be the Time	e, the pin outputs CLK-
RA0 2 3 19 I/O TTL RA1 3 4 20 I/O TTL RA2 4 5 21 I/O TTL RA3 5 6 22 I/O TTL RA4/T0CKI 6 7 23 I/O ST RA4 can also be the clo timer/counter. Output is open timer/counter. Output is open RA5/SS 7 8 24 I/O TTL RA5 can also be the slave s serial port. RB0/INT 33 36 8 I/O TTL/ST ⁽⁴⁾ RB0 can also be the external RB1 34 37 9 I/O TTL RB0 can also be the external RB3 36 39 11 I/O TTL RB0 can also be the external RB4 37 41 14 I/O TTL Interrupt on change pin. RB5 38 42 15 I/O TTL Interrupt on change pin. RB6 39 43 16	
RA1 3 4 20 I/O TTL RA2 4 5 21 I/O TTL RA3 5 6 22 I/O TTL RA4/T0CKI 6 7 23 I/O ST RA4 can also be the clo timer/counter. Output is open RA5/SS 7 8 24 I/O TTL RA5 can also be the slave s serial port. RB0/INT 33 36 8 I/O TTL/ST ⁽⁴⁾ RB0 can also be the external RB1 34 37 9 I/O TTL RB0 can also be the external RB2 35 38 10 I/O TTL RB0 can also be the external RB4 37 41 14 I/O TTL Interrupt on change pin. RB5 38 42 15 I/O TTL Interrupt on change pin. Seria RB6 39 43 16 I/O TTL/ST ⁽⁵⁾ Interrupt on change pin. Seria RC0/T10SO ⁽¹⁾ /T1CKI 15 <td< td=""><td></td></td<>	
RA2 4 5 21 I/O TTL RA3 5 6 22 I/O TTL RA4/T0CKI 6 7 23 I/O ST RA4 can also be the clo timer/counter. Output is open RA5/SS 7 8 24 I/O TTL RA5 can also be the slave s serial port. RB0/INT 33 36 8 I/O TTL/ST ⁽⁴⁾ RB0 can also be the external RB1 34 37 9 I/O TTL PORTB is a bi-directional I/O port. programmed for internal weak pull RB2 35 38 10 I/O TTL RB4 37 41 14 I/O TTL RB5 38 42 15 I/O TTL Interrupt on change pin. RB6 39 43 16 I/O TTL/ST ⁽⁵⁾ Interrupt on change pin. Seria RC0/T10S0 ⁽¹⁾ /T1CKI 15 16 32 I/O ST RC0 can also be the Tim Capture2 input/Compare2 ou RC1/T10	
RA3 5 6 22 I/O TTL RA4/T0CKI 6 7 23 I/O ST RA4 can also be the clo timer/counter. Output is open RA5/SS RA5/SS 7 8 24 I/O TTL RA5 can also be the slave s serial port. RB0/INT 33 36 8 I/O TTL/ST ⁽⁴⁾ PORTB is a bi-directional I/O port. programmed for internal weak pull RB1 34 37 9 I/O TTL RB0 can also be the external RB2 35 38 10 I/O TTL RB0 can also be the external RB4 37 41 14 I/O TTL Interrupt on change pin. RB4 37 41 14 I/O TTL Interrupt on change pin. String for the satistic transport. RB6 39 43 16 I/O TTL/ST ⁽⁵⁾ Interrupt on change pin. Serial RB7 Vo 44 17 I/O ST RC0 can also be the Time Timer1 clock input. RC1/T1OSO ⁽¹⁾ /T1CKI 15 16 32 I/O ST RC1 can also be the Captu put/PWM1 output. <td></td>	
RA4/T0CKI6723I/OSTRA4 can also be the clo timer/counter. Output is open RA5/SSRA5/SS7824I/OTTLRA5 can also be the slave s serial port.RB0/INT33368I/OTTL/ST ⁽⁴⁾ PORTB is a bi-directional I/O port. programmed for internal weak pull.RB0/INT33368I/OTTL/ST ⁽⁴⁾ RB0 can also be the externalRB134379I/OTTLRB0 can also be the externalRB2353810I/OTTLRB0 can also be the externalRB4374114I/OTTLInterrupt on change pin.RB5384215I/OTTLInterrupt on change pin.RB6394316I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. SeriaRB7404417I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. SeriaRC1/T1OS0 ⁽¹⁾ /T1CKI151632I/OSTRC0 can also be the Time Capture2 input/Compare2 ouRC2/CCP1171936I/OSTRC3 can also be the Captu put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SP1 and I ² C mod RC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	
RA5/SS7824I/OTTLtimer/counter. Output is open RA5 can also be the slave s serial port.RB0/INT33368I/OTTL/ST ⁽⁴⁾ PORTB is a bi-directional I/O port. programmed for internal weak pull RB0 can also be the external RB1RB134379I/OTTLRB2353810I/OTTLRB3363911I/OTTLRB4374114I/OTTLRB5384215I/OTTLRB6394316I/OTTL/ST ⁽⁵⁾ RB7404417I/OTTL/ST ⁽⁵⁾ RC0/T10S0 ⁽¹⁾ /T1CKI151632I/OSTRC1/T10SI ⁽¹⁾ /CCP2 ⁽²⁾ 161835I/OSTRC2/CCP1171936I/OSTRC1 can also be the captur put/PWM1 output.RC3/SCK/SCL182037I/OSTRC2 can also be the synchror put for both SPI and I ² C mod put for both SPI and I ² C modRC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	
Image: Second	•
RB0/INT33368I/OTTL/ST(4)programmed for internal weak pulleRB134379I/OTTLRB0 can also be the externalRB2353810I/OTTLRB0 can also be the externalRB3363911I/OTTLInterrupt on change pin.RB4374114I/OTTLInterrupt on change pin.RB5384215I/OTTLInterrupt on change pin.RB6394316I/OTTL/ST(5)Interrupt on change pin. SeriaRB7404417I/OTTL/ST(5)Interrupt on change pin. SeriaRC0/T10S0 ⁽¹⁾ /T1CKI151632I/OSTRC0 can also be the Time Capture2 input/Compare2 ouRC1/T10SI ⁽¹⁾ /CCP2 ⁽²⁾ 161835I/OSTRC1 can also be the Captu put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I ² C modeRC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	ect for the synchronous
RB1 34 37 9 I/O TTL RB2 35 38 10 I/O TTL RB3 36 39 11 I/O TTL RB4 37 41 14 I/O TTL Interrupt on change pin. RB5 38 42 15 I/O TTL Interrupt on change pin. RB6 39 43 16 I/O TTL/ST ⁽⁵⁾ Interrupt on change pin. Seria RB7 40 44 17 I/O TTL/ST ⁽⁵⁾ Interrupt on change pin. Seria RC0/T10S0 ⁽¹⁾ /T1CKI 15 16 32 I/O ST RC0 can also be the Time Time1 clock input. RC1/T10SI ⁽¹⁾ /CCP2 ⁽²⁾ 16 18 35 I/O ST RC1 can also be the Captu put/Compare2 ou RC2/CCP1 17 19 36 I/O ST RC2 can also be the synchror put for both SPI and I ² C mode RC4/SDI/SDA 23 25 42 I/O ST RC4 can also be the SPI Data <	
RB2 35 38 10 I/O TTL RB3 36 39 11 I/O TTL Interrupt on change pin. RB4 37 41 14 I/O TTL Interrupt on change pin. RB5 38 42 15 I/O TTL Interrupt on change pin. RB6 39 43 16 I/O TTL/ST ⁽⁵⁾ Interrupt on change pin. Seria RB7 40 44 17 I/O TTL/ST ⁽⁵⁾ Interrupt on change pin. Seria RC0/T1OSO ⁽¹⁾ /T1CKI 15 16 32 I/O ST RC0 can also be the Time Timer1 clock input. RC1/T1OSI ⁽¹⁾ /CCP2 ⁽²⁾ 16 18 35 I/O ST RC1 can also be the Captu put/PWM1 output. RC3/SCK/SCL 18 20 37 I/O ST RC3 can also be the synchror put for both SP1 and I ² C mode RC4/SDI/SDA 23 25 42 I/O ST RC4 can also be the SPI Data	interrupt pin.
RB3363911I/OTTLRB4374114I/OTTLInterrupt on change pin.RB5384215I/OTTLInterrupt on change pin.RB6394316I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. SeriaRB7404417I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. SeriaRC0/T1OSO ⁽¹⁾ /T1CKI151632I/OSTRC0 can also be the Time Timer1 clock input.RC1/T1OSI ⁽¹⁾ /CCP2 ⁽²⁾ 161835I/OSTRC1 can also be the Captu put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I ² C mode RC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	
RB4374114I/OTTLInterrupt on change pin.RB5384215I/OTTLInterrupt on change pin.RB6394316I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. SeriaRB7404417I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. SeriaRC0/T1OSO ⁽¹⁾ /T1CKI151632I/OSTRC0 can also be the Time Timer1 clock input.RC1/T1OSI ⁽¹⁾ /CCP2 ⁽²⁾ 161835I/OSTRC1 can also be the Tim Capture2 input/Compare2 ou put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I ² C mode RC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	
RB5384215I/OTTLInterrupt on change pin.RB6394316I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. SeriaRB7404417I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. SeriaRC0/T1OSO ⁽¹⁾ /T1CKI151632I/OSTPORTC is a bi-directional I/O port.RC1/T1OSI ⁽¹⁾ /CCP2 ⁽²⁾ 161835I/OSTRC1 can also be the Time Timer1 clock input.RC2/CCP1171936I/OSTRC2 can also be the Captu put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I ² C mode RC4/SDI/SDA	
RB6394316I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. Serial Interrupt on change pin. Serial Interrupt on change pin. SerialRB7404417I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. Serial Interrupt on change pin. SerialRC0/T1OSO ⁽¹⁾ /T1CKI151632I/OSTPORTC is a bi-directional I/O port. RC0 can also be the Time Timer1 clock input.RC1/T1OSI ⁽¹⁾ /CCP2 ⁽²⁾ 161835I/OSTRC1 can also be the Time Capture2 input/Compare2 ou put/PWM1 output.RC2/CCP1171936I/OSTRC2 can also be the Captu put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I ² C mode RC4/SDI/SDA232542I/OST	
RB7404417I/OTTL/ST ⁽⁵⁾ Interrupt on change pin. SerialRC0/T1OSO ⁽¹⁾ /T1CKI151632I/OSTPORTC is a bi-directional I/O port.RC1/T1OSI ⁽¹⁾ /CCP2 ⁽²⁾ 161835I/OSTRC1 can also be the Time Timer1 clock input.RC2/CCP1171936I/OSTRC2 can also be the Captu put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I ² C modeRC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	
RC0/T1OSO(1)/T1CKI151632I/OSTPORTC is a bi-directional I/O port. RC0 can also be the Time Timer1 clock input.RC1/T1OSI(1)/CCP2(2)161835I/OSTRC1 can also be the Time Capture2 input/Compare2 ou RC2/CCP1RC2/CCP1171936I/OSTRC2 can also be the Captu put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I²C modeRC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	l programming clock.
RC0/T1OSO(1)/T1CKI151632I/OSTRC0 can also be the Time Timer1 clock input.RC1/T1OSI(1)/CCP2(2)161835I/OSTRC1 can also be the Time Capture2 input/Compare2 ouRC2/CCP1171936I/OSTRC2 can also be the Capture put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I²C modeRC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	l programming data.
RC1/T1OSI(1)/CCP2(2)161835I/OSTTimer1 clock input.RC2/CCP1171936I/OSTRC1 can also be the Tim Capture2 input/Compare2 ou put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I²C modeRC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	
RC1/T1OSI(1)/CCP2(2)161835I/OSTRC1 can also be the Tim Capture2 input/Compare2 ou RC2/CCP1RC2/CCP1171936I/OSTRC2 can also be the Capture put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I²C modeRC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	r1 oscillator output ⁽¹⁾ or
RC2/CCP1171936I/OSTRC2 can also be the Capture put/PWM1 output.RC3/SCK/SCL182037I/OSTRC3 can also be the synchror put for both SPI and I²C modeRC4/SDI/SDA232542I/OSTRC4 can also be the SPI Data	
RC4/SDI/SDA 23 25 42 I/O ST RC4 can also be the SPI Data	
RC4/SDI/SDA 23 25 42 I/O ST RC4 can also be the SPI Data	ous serial clock input/out- es.
RC5/SDO 24 26 43 I/O ST RC5 can also be the SPI Data	a Out (SPI mode).
RC6/TX/CK ⁽²⁾ 25 27 44 I/O ST RC6 can also be the USART or Synchronous Clock ⁽²⁾ .	
RC7/RX/DT ⁽²⁾ 26 29 1 I/O ST RC7 can also be the USART or Synchronous Data ⁽²⁾ .	Asynchronous Receive ⁽²⁾
Legend: I = input O = output I/O = input/output P = power	

TABLE 3-3: PIC16C64/64A/R64/65/65A/R65/67 PINOUT DESCRIPTION

Note 1: Pin functions T1OSO and T1OSI are reversed on the PIC16C64.

2: CCP2 and the USART are not available on the PIC16C64/64A/R64.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

4: This buffer is a Schmitt Trigger input when configured as the external interrupt.

5: This buffer is a Schmitt Trigger input when used in serial programming mode.

6: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

Pin Name	DIP Pin#	PLCC Pin#	TQFP MQFP Pin#	Pin Type	Buffer Type	Description
						PORTD can be a bi-directional I/O port or parallel slave port for interfacing to a microprocessor bus.
RD0/PSP0	19	21	38	I/O	ST/TTL ⁽⁶⁾	
RD1/PSP1	20	22	39	I/O	ST/TTL ⁽⁶⁾	
RD2/PSP2	21	23	40	I/O	ST/TTL ⁽⁶⁾	
RD3/PSP3	22	24	41	I/O	ST/TTL ⁽⁶⁾	
RD4/PSP4	27	30	2	I/O	ST/TTL ⁽⁶⁾	
RD5/PSP5	28	31	3	I/O	ST/TTL ⁽⁶⁾	
RD6/PSP6	29	32	4	I/O	ST/TTL ⁽⁶⁾	
RD7/PSP7	30	33	5	I/O	ST/TTL ⁽⁶⁾	
						PORTE is a bi-directional I/O port.
RE0/RD	8	9	25	I/O	ST/TTL ⁽⁶⁾	RE0 can also be read control for the parallel slave port.
RE1/WR	9	10	26	I/O	ST/TTL ⁽⁶⁾	RE1 can also be write control for the parallel slave port.
RE2/CS	10	11	27	I/O	ST/TTL ⁽⁶⁾	RE2 can also be select control for the parallel slave port.
Vss	12,31	13,34	6,29	Р	_	Ground reference for logic and I/O pins.
Vdd	11,32	12,35	7,28	Р	_	Positive supply for logic and I/O pins.
NC	—	1,17,	12,13,	—	—	These pins are not internally connected. These pins should
		28,40	33,34			be left unconnected.
Legend: I = input	O = outp) = input/	•	P = power
	— = Not	Not used TTL = TTL input		input	ST = Schmitt Trigger input	

TABLE 3-3: PIC16C64/64A/R64/65/65A/R65/67 PINOUT DESCRIPTION (Cont.'d)

Note 1: Pin functions T1OSO and T1OSI are reversed on the PIC16C64.

2: CCP2 and the USART are not available on the PIC16C64/64A/R64.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.4: This buffer is a Schmitt Trigger input when configured as the external interrupt.

5:

This buffer is a Schmitt Trigger input when used in serial programming mode. This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave 6: Port mode (for interfacing to a microprocessor bus).

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3, and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clock and instruction execution flow is shown in Figure 3-5.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3, and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-5: CLOCK/INSTRUCTION CYCLE





All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

4.1 Program Memory Organization

The PIC16C6X family has a 13-bit program counter capable of addressing an 8K x 14 program memory space. The amount of program memory available to each device is listed below:

Device	Program Memory	Address Range
PIC16C61	1K x 14	0000h-03FFh
PIC16C62	2K x 14	0000h-07FFh
PIC16C62A	2K x 14	0000h-07FFh
PIC16CR62	2K x 14	0000h-07FFh
PIC16C63	4K x 14	0000h-0FFFh
PIC16CR63	4K x 14	0000h-0FFFh
PIC16C64	2K x 14	0000h-07FFh
PIC16C64A	2K x 14	0000h-07FFh
PIC16CR64	2K x 14	0000h-07FFh
PIC16C65	4K x 14	0000h-0FFFh
PIC16C65A	4K x 14	0000h-0FFFh
PIC16CR65	4K x 14	0000h-0FFFh
PIC16C66	8K x 14	0000h-1FFFh
PIC16C67	8K x 14	0000h-1FFFh

For those devices with less than 8K program memory, accessing a location above the physically implemented address will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC16C61 PROGRAM MEMORY MAP AND STACK




FIGURE 4-2: PIC16C62/62A/R62/64/64A/

R64 PROGRAM MEMORY MAP AND STACK




FIGURE 4-3: PIC16C63/R63/65/65A/R65 PROGRAM MEMORY MAP AND STACK





FIGURE 4-4:



PIC16C66/67 PROGRAM

4.2 Data Memory Organization

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1:RP0 (STATUS<6:5>)

- = 00 \rightarrow Bank0
- = 01 \rightarrow Bank1
- = 10 \rightarrow Bank2
- = 11 \rightarrow Bank3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain special function registers. Some "high use" special function registers from one bank may be mirrored in another bank for code reduction and quicker access.

4.2.1 GENERAL PURPOSE REGISTERS

These registers are accessed either directly or indirectly through the File Select Register (FSR) (Section 4.5). For the PIC16C61, general purpose register locations 8Ch-AFh of Bank 1 are not physically implemented. These locations are mapped into 0Ch-2Fh of Bank 0.

FIGURE 4-5:	PIC16C61 REGISTER FILE
	MAP




FIGURE 4-6: PIC16C62/62A/R62/64/64A/ R64 REGISTER FILE MAP

R04 REGISTER FILE MAP										
File Addre	ess		File Address							
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h							
01h	TMR0	OPTION	81h							
02h	PCL	PCL	82h							
03h	STATUS	STATUS	83h							
04h	FSR	FSR	84h							
05h	PORTA	TRISA	85h							
06h	PORTB	TRISB	86h							
07h	PORTC	TRISC	87h							
08h	PORTD ⁽²⁾	TRISD ⁽²⁾	88h							
09h	PORTE ⁽²⁾	TRISE ⁽²⁾	89h							
0Ah	PCLATH	PCLATH	8Ah							
0Bh	INTCON	INTCON	8Bh							
0Ch	PIR1	PIE1	8Ch							
0Dh			8Dh							
0Eh	TMR1L	PCON	8Eh							
0Fh	TMR1H		8Fh							
10h	T1CON		90h							
11h	TMR2		91h							
12h	T2CON	PR2	92h							
13h	SSPBUF	SSPADD	93h							
14h	SSPCON	SSPSTAT	94h							
15h	CCPR1L		95h							
16h	CCPR1H		96h							
17h	CCP1CON		97h							
18h			98h							
1Fh			9Fh							
20h	General	General Purpose Register	A0h							
	Purpose Register		BFh C0h							
7Fh			FFh							
	Bank 0 nplemented data m e 1: Not a physica 2: PORTD and the PIC16C6	al register. PORTE are not a								

FIGURE 4-7:

E 4-7: PIC16C63/R63/65/65A/R65 REGISTER FILE MAP

	REGIS		1
File Addre	ess		File Address
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h	PORTD ⁽²⁾ PORTE ⁽²⁾	TRISD ⁽²⁾ TRISE ⁽²⁾	88h
09h	PCLATH	PCLATH	89h 8Ah
0Ah	INTCON	INTCON	8Bh
0Bh			8Ch
0Ch	PIR1	PIE1	
0Dh	PIR2	PIE2	8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TMR1H		8Fh
10h	T1CON		90h
11h	TMR2		91h
12h	T2CON	PR2	92h
13h	SSPBUF	SSPADD	93h
14h	SSPCON	SSPSTAT	94h
15h	CCPR1L		95h
16h	CCPR1H		96h
17h	CCP1CON		97h
18h	RCSTA	TXSTA	98h
19h	TXREG	SPBRG	99h
1Ah	RCREG		9Ah
1Bh	CCPR2L		9Bh
1Ch	CCPR2H		9Ch
1Dh	CCP2CON		9Dh
1Eh			9Eh
1Fh			9Fh
20h	General	General	A0h
7Fh	Purpose Register	Purpose Register	FFh
	Bank 0	Bank 1	
	nplemented data m		read as '0'.
Note	e 1: Not a physica 2: PORTD and	al register PORTE are not	available on
	the PIC16C6	3/R63.	

© 1997 Microchip Technology Inc.

Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	18
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	18
PCL	02h	PCL	82h	PCL	102h	PCL	18
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	18
FSR	04h	FSR	84h	FSR	104h	FSR	18
PORTA	05h	TRISA	85h		105h		18
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	18
PORTC	07h	TRISC	87h		107h		18
PORTD (1)	08h	TRISD (1)	88h		108h		18
PORTE ⁽¹⁾	09h	TRISE (1)	89h		109h		18
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18
PIR1	0Ch	PIE1	8Ch		10Ch		18
PIR2	0Dh	PIE2	8Dh		10Dh		18
TMR1L	0Eh	PCON	8Eh		10Eh		18
TMR1H	0Fh		8Fh		10Fh		18
T1CON	10h		90h		110h		19
TMR2	11h		91h		111h		19
T2CON	12h	PR2	92h		112h		19
SSPBUF	13h	SSPADD	93h		113h		19
SSPCON	14h	SSPSTAT	94h		114h		19
CCPR1L	15h		95h		115h		19
CCPR1H	16h		96h		116h	Ormanal	19
CCP1CON	17h		97h	General Purpose	117h	General Purpose	19
RCSTA	18h	TXSTA	98h	Register	118h	Register	19
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	19
RCREG	1Ah		9Ah		11Ah		19
CCPR2L	1Bh		9Bh		11Bh		19
CCPR2H	1Ch		9Ch		11Ch		19
CCP2CON	1Dh		9Dh		11Dh		19
	1Eh		9Eh		11Eh		19
	1Fh		9Fh		11Fh		19
	20h		A0h		120h		1 <i>A</i>
General Purpose Register		General Purpose Register 80 Bytes		General Purpose Register 80 Bytes		General Purpose Register 80 Bytes	
96 Bytes		-	EFh	-	16Fh	-	1E
	7Fh	accesses 70h-7Fh in Bank 0	F0h FFh	accesses 70h-7Fh in Bank 0	170h 17Fh	accesses 70h-7Fh in Bank 0	1F
Bank 0		Bank 1		Bank 2		Bank 3	
Unimplemente	ed data m	emory locations, read	as '0'.				

FIGURE 4-8: PIC16C66/67 DATA MEMORY MAP

Note: The upper 16 bytes of data memory in banks 1, 2, and 3 are mapped in Bank 0. This may require relocation of data memory usage in the user application code if upgrading to the PIC16C66/67.

4.2.2 SPECIAL FUNCTION REGISTERS:

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. The special function registers can be classified into two sets (core and peripheral). The registers associated with the "core" functions are described in this section and those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTERS FOR THE PIC16C61

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on all other resets ⁽³⁾
Bank 0											
00h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	dule's registe	r						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
03h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	z	DC	с	0001 1xxx	000q quuu
04h ⁽¹⁾	FSR	Indirect dat	a memory ad	dress pointe	er		1	Į	1	xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	ien read	x xxxx	u uuuu					
06h	PORTB	PORTB Da	ta Latch whe		xxxx xxxx	uuuu uuuu					
07h	—	Unimpleme	Inimplemented								—
08h	—	Unimpleme	Inimplemented								_
09h	_	Unimpleme	nimplemented								_
0Ah ^(1,2)	PCLATH	_	_	_	Write Buffer	r for the uppe	er 5 bits of th	e Program C	ounter	0 0000	0 0000
0Bh (1)	INTCON	GIE	_	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0-00 000x	0-00 000u
Bank 1			•						•	·	•
80h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signit	ficant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	z	DC	с	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect dat	a memory ad	dress pointe	er					xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	—	PORTA Dat	a Direction F	Register			1 1111	1 1111
86h	TRISB	PORTB Da	ta Direction C	Control Regis	ster					1111 1111	1111 1111
87h	-	Unimpleme	implemented								—
88h	-	Unimpleme	nted			_	_				
89h	-	Unimpleme	nted							_	—
8Ah ^(1,2)	PCLATH	_	_	_	Write Buffer	r for the uppe	er 5 bits of th	e Program C	ounter	0 0000	0 0000
8Bh(1)	INTCON	GIE	_	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0-00 000x	0-00 000u

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented locations read as '0'. Shaded locations are unimplemented and read as '0'

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC16C61, always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 0						•	•	•			
00h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	dule's registe	r						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
03h ⁽¹⁾	STATUS	IRP ⁽⁵⁾	P ⁽⁵⁾ RP1 ⁽⁵⁾ RP0 TO PD Z DC C								000q quuu
_{04h} (1)	FSR	Indirect dat	a memory ad	ldress pointe	er					xxxx xxxx	uuuu uuuu
05h	PORTA	_	PORTA Data Latch when written: PORTA pins when read							xx xxxx	uu uuuu
06h	PORTB	PORTB Da	DRTB Data Latch when written: PORTB pins when read							xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Da	ORTC Data Latch when written: PORTC pins when read							xxxx xxxx	uuuu uuuu
08h	_	Unimpleme	nimplemented								_
09h	_	Unimpleme	nted							_	_
0Ah (1,2)	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh (1)	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	(6)	(6)	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	00 0000	00 0000
0Dh	_	Unimpleme	nted							_	_
0Eh	TMR1L	Holding reg	ister for the L	east Signific	cant Byte of t	he 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the N	Most Signific	ant Byte of th	ne 16-bit TMF	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	_	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	dule's registe	r						0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	nchronous Serial Port Receive Buffer/Transmit Register							xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	/COL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SS								0000 0000
15h	CCPR1L	Capture/Co	apture/Compare/PWM1 (LSB)							xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	1 (MSB)						xxxx xxxx	uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h-1Fh	—	Unimpleme	nted								_

SPECIAL FUNCTION REGISTERS FOR THE PIC16C62/62A/R62 **TABLE 4-2:**

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The BOR bit is reserved on the PIC16C62, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C62/62A/R62, always maintain these bits clear.

6: PIE1<7:6> and PIR1<7:6> are reserved on the PIC16C62/62A/R62, always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 1									•		
80h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address dat	a memory (n	ot a physica	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Sig	nificant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	с	0001 1xxx	000q quuu					
84h ⁽¹⁾	FSR	Indirect dat	a memory ac	dress point	er				•	xxxx xxxx	uuuu uuuu
85h	TRISA	_	PORTA Data Direction Register								11 1111
86h	TRISB	PORTB Da	PORTB Data Direction Register								1111 1111
87h	TRISC	PORTC Da	ORTC Data Direction Register								1111 1111
88h	_	Unimpleme	nted							_	_
89h	-	Unimpleme	nted							_	_
8Ah (1,2)	PCLATH	_	—	—	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	(6)	(6)	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	00 0000	00 0000
8Dh	_	Unimpleme	nted							_	_
8Eh	PCON	_	—	_	_	_	_	POR	BOR ⁽⁴⁾	dd	uu
8Fh	_	Unimpleme	nted							_	_
90h	_	Unimpleme	nted							_	_
91h	_	Unimpleme	nimplemented								_
92h	PR2	Timer2 Per	iod Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	us Serial Port	t (I ² C mode)	Address Reg	gister				0000 0000	0000 0000
94h	SSPSTAT	—	D/Ā P S R/W UA						BF	00 0000	00 0000
95h-9Fh	_	Unimpleme	nted		•					_	—

TABLE 4-2: SPECIAL FUNCTION REGISTERS FOR THE PIC16C62/62A/R62 (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, – = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The BOR bit is reserved on the PIC16C62, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C62/62A/R62, always maintain these bits clear.

6: PIE1<7:6> and PIR1<7:6> are reserved on the PIC16C62/62A/R62, always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 0					1	1					
00h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address data	a memory (n	ot a physica	l register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	dule's registe	r						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
03h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	z	DC	с	0001 1xxx	000q quuu
_{04h} (1)	FSR	Indirect data	direct data memory address pointer							xxxx xxxx	uuuu uuuu
05h	PORTA	_	—	PORTA Dat	ta Latch wher	n written: PO	RTA pins wh	en read		xx xxxx	uu uuuu
06h	PORTB	PORTB Dat	ta Latch whe	n written: P0	ORTB pins wi	nen read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Da	ta Latch whe	n written: P	ORTC pins w	hen read				xxxx xxxx	uuuu uuuu
08h	_	Unimpleme	Inimplemented						_	_	
09h	_	Unimpleme	nted							_	_
0Ah ^(1,2)	PCLATH	_	_	—	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh (1)	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	(5)	(5)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	_	_	_		_	—	—	CCP2IF	0	0
0Eh	TMR1L	Holding reg	ister for the l	_east Signifi	cant Byte of t	he 16-bit TM	R1 register		•	XXXX XXXX	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the I	Most Signific	ant Byte of th	ne 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	dule's registe	r						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	us Serial Por	t Receive Bu	uffer/Transmit	Register				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	1 (LSB)						xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	1 (MSB)						XXXX XXXX	uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	SART Transmit Data Register							0000 0000	0000 0000
1Ah	RCREG	USART Red	SART Receive Data Register							0000 0000	0000 0000
1Bh	CCPR2L	Capture/Co	apture/Compare/PWM2 (LSB)							XXXX XXXX	uuuu uuuu
1Ch	CCPR2H	Capture/Co	mpare/PWM	2 (MSB)						xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh-1Fh	—	Unimpleme	nted							_	—
										-	

TABLE 4-3: SPECIAL FUNCTION REGISTERS FOR THE PIC16C63/R63

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The IRP and RP1 bits are reserved on the PIC16C63/R63, always maintain these bits clear.

5: PIE1<7:6> and PIR1<7:6> are reserved on the PIC16C63/R63, always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 1									•		
80h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address dat	a memory (n	ot a physica	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽¹⁾	PCL	Program C	ounter's (PC)	Least Sig	nificant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect dat	a memory ad	dress pointe	er	1	•	•		xxxx xxxx	uuuu uuuu
85h	TRISA	_	_		11 1111	11 1111					
86h	TRISB	PORTB Da	ta Direction I	Register						1111 1111	1111 1111
87h	TRISC	PORTC Da	ta Direction I		1111 1111	1111 1111					
88h	_	Unimpleme	ented		_						
89h	-	Unimpleme	implemented								_
8Ah (1,2)	PCLATH	_	Write Buffer for the upper 5 bits of the Program Counter								0 0000
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	(5)	(5)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	_	_	_	_	_	_	_	CCP2IE	0	0
8Eh	PCON	_	_	_	_	_	_	POR	BOR	dd	uu
8Fh	-	Unimpleme	ented							_	—
90h	_	Unimpleme	ented							_	—
91h	_	Unimpleme	ented							_	—
92h	PR2	Timer2 Per	iod Register							1111 1111	1111 1111
93h	SSPADD	Synchrono	us Serial Por	t (I ² C mode)	Address Reg	gister				0000 0000	0000 0000
94h	SSPSTAT	—	—	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000
95h	_	Unimpleme	ented							-	—
96h	—	Unimpleme	ented							_	—
97h	—	Unimpleme	ented				_			—	—
98h (2)	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h (2)	SPBRG	Baud Rate	ud Rate Generator Register							0000 0000	0000 0000
9Ah	_	Unimpleme	ented							_	—
9Bh	_	Unimpleme	ented							_	—
9Ch	_	Unimpleme	ented							_	—
9Dh	_	Unimpleme	ented							_	—
9Eh		Unimpleme	ented			_	—				
9Fh	_	Unimpleme	ented							_	_

TABLE 4-3:SPECIAL FUNCTION REGISTERS FOR THE PIC16C63/R63 (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, – = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The IRP and RP1 bits are reserved on the PIC16C63/R63, always maintain these bits clear.

5: PIE1<7:6> and PIR1<7:6> are reserved on the PIC16C63/R63, always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 0									•	•	
00h ⁽¹⁾	INDF	Addressing	this location	uses conter	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	dule's registe	r						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
03h ⁽¹⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
_{04h} (1)	FSR	Indirect dat	a memory ad	ldress pointe	er					xxxx xxxx	uuuu uuuu
05h	PORTA	_	PORTA Data Latch when written: PORTA pins when read							xx xxxx	uu uuuu
06h	PORTB	PORTB Dat	RTB Data Latch when written: PORTB pins when read							xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Da	RTC Data Latch when written: PORTC pins when read							xxxx xxxx	uuuu uuuu
08h	PORTD	PORTD Da	RTD Data Latch when written: PORTD pins when read								uuuu uuuu
09h	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
0Ah (1,2)	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF	(6)	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	00 0000	00 0000
0Dh	_	Unimpleme	nted			•				_	_
0Eh	TMR1L	Holding reg	ister for the L	east Signific	cant Byte of t	he 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the N	Most Signific	ant Byte of th	ne 16-bit TMF	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	_	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	dule's registe	r						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	chronous Serial Port Receive Buffer/Transmit Register							xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	COL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SS							0000 0000	0000 0000
15h	CCPR1L	Capture/Co	pture/Compare/PWM1 (LSB)							xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	1 (MSB)						xxxx xxxx	uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h-1Fh	_	Unimpleme	emented							_	_

TABLE 4-4: SPECIAL FUNCTION REGISTERS FOR THE PIC16C64/64A/R64

Legend: x = unknown, u = unchanged, q = value depends on condition, – = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The BOR bit is reserved on the PIC16C64, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C64/64A/R64, always maintain these bits clear.

6: PIE1<6> and PIR1<6> are reserved on the PIC16C64/64A/R64, always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 1								•	•		
80h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Sigr	nificant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁵⁾	IRP ⁽⁵⁾ RP1 ⁽⁵⁾ RP0 TO PD Z DC C								000q quuu
84h ⁽¹⁾	FSR	Indirect data	a memory ac	Idress pointe	er			•	•	xxxx xxxx	uuuu uuuu
85h	TRISA	—	_		11 1111	11 1111					
86h	TRISB	PORTB Dat	ORTB Data Direction Register								1111 1111
87h	TRISC	PORTC Da	PORTC Data Direction Register								1111 1111
88h	TRISD	PORTD Da	PRTD Data Direction Register								1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	-	PORTE Da	ta Direction I	Bits	0000 -111	0000 -111
8Ah (1,2)	PCLATH	—	—	—	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE	(6)	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	00 0000	00 0000
8Dh	—	Unimpleme	nted							—	—
8Eh	PCON	_	_	—	—	—	-	POR	BOR ⁽⁴⁾	dd	uu
8Fh	_	Unimpleme	nted							_	_
90h	—	Unimpleme	nted							_	_
91h	_	Unimpleme	Inimplemented								_
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	us Serial Port	t (I ² C mode)	Address Reg	jister				0000 0000	0000 0000
94h	SSPSTAT	_	—	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000
95h-9Fh	_	Unimpleme	implemented							-	_

TABLE 4-4: SPECIAL FUNCTION REGISTERS FOR THE PIC16C64/64A/R64 (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, – = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The \overrightarrow{BOR} bit is reserved on the PIC16C64, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C64/64A/R64, always maintain these bits clear.

6: PIE1<6> and PIR1<6> are reserved on the PIC16C64/64A/R64, always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 0											
00h ⁽¹⁾	INDF	Addressing	this location	uses conter	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	dule's registe	r						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
03h ⁽¹⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	z	DC	С	0001 1xxx	000q quuu
04h ⁽¹⁾	FSR	Indirect dat	a memory ac	dress pointe	er	1	1	1	I	xxxx xxxx	uuuu uuuu
05h	PORTA	_	PORTA Data Latch when written: PORTA pins when read								uu uuuu
06h	PORTB	PORTB Da	ta Latch whe	n written: PC	ORTB pins wh	nen read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Da	ta Latch whe	n written: PC	ORTC pins w	hen read				xxxx xxxx	uuuu uuuu
08h	PORTD	PORTD Da	ta Latch whe	n written: PC	ORTD pins w	hen read				xxxx xxxx	uuuu uuuu
09h	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
0Ah ^(1,2)	PCLATH		_	_	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh (1)	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 0000
0Ch	PIR1	PSPIF	(6)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	_	_	—		—	_	_	CCP2IF	0	C
0Eh	TMR1L	Holding reg	ister for the I	_east Signific	cant Byte of t	he 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the I	Most Signific	ant Byte of th	ne 16-bit TMF	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	dule's registe	r						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	us Serial Por	t Receive Bu	ffer/Transmit	Register	•	•		XXXX XXXX	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	1 (LSB)						XXXX XXXX	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	1 (MSB)						XXXX XXXX	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	nsmit Data R	egister						0000 0000	0000 0000
1Ah	RCREG	USART Re	ceive Data R	egister						0000 0000	0000 0000
1Bh	CCPR2L	Capture/Co	mpare/PWM	2 (LSB)						xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Co	mpare/PWM	2 (MSB)						xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh-1Fh	_	Unimpleme	nted			1			1	_	

TABLE 4-5: SPECIAL FUNCTION REGISTERS FOR THE PIC16C65/65A/R65

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

 The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The BOR bit is reserved on the PIC16C65, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C65/65A/R65, always maintain these bits clear.

6: PIE1<6> and PIR1<6> are reserved on the PIC16C65/65A/R65, always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 1									•	•	
80h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address dat	a memory (n	ot a physical	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Sig	nificant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect dat	a memory ac	dress point	er			•		xxxx xxxx	uuuu uuuu
85h	TRISA	_	_		11 1111	11 1111					
86h	TRISB	PORTB Da	ta Direction F		1111 1111	1111 1111					
87h	TRISC	PORTC Da	ta Direction F	Register		1111 1111	1111 1111				
88h	TRISD	PORTD Da	ta Direction F	Register						1111 1111	1111 1111
89h	TRISE	IBF	OBF	Bits	0000 -111	0000 -111					
8Ah (1,2)	PCLATH	_	_	ounter	0 0000	0 0000					
8Bh (1)	INTCON	GIE	GIE PEIE TOIE INTE RBIE TOIF INTF RBIF								0000 000u
8Ch	PIE1	PSPIE	PSPIE (6) RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE								0000 0000
8Dh	PIE2	_	—	_	_	_	_	—	CCP2IE	0	0
8Eh	PCON	_	_	_	_	_	_	POR	BOR ⁽⁴⁾	dd	uu
8Fh	_	Unimpleme	nted					•		_	—
90h	_	Unimpleme	nted							_	—
91h	_	Unimpleme	nted							_	_
92h	PR2	Timer2 Peri	iod Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	us Serial Port	t (I ² C mode)	Address Reg	jister				0000 0000	0000 0000
94h	SSPSTAT	_	—	D/Ā	Р	S	R/W	UA	BF	00 0000	00 0000
95h	—	Unimpleme	nted							-	_
96h	—	Unimpleme	nted							—	—
97h	—	Unimpleme	nted							_	—
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	ud Rate Generator Register							0000 0000	0000 0000
9Ah	—	Unimpleme	nted							_	—
9Bh	—	Unimpleme	nted							—	—
9Ch	_	Unimpleme	nted							_	_
9Dh	_	Unimpleme	nted							_	_
9Eh	_	Unimpleme	nted			-	_				
9Fh	-	Unimpleme	nted							-	_

TABLE 4-5: SPECIAL FUNCTION REGISTERS FOR THE PIC16C65/65A/R65 (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, – = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The BOR bit is reserved on the PIC16C65, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C65/65A/R65, always maintain these bits clear.

6: PIE1<6> and PIR1<6> are reserved on the PIC16C65/65A/R65, always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 0					•	•	•		•		
00h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address data	a memory (n	ot a physica	register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	XXXX XXXX	uuuu uuuu							
02h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
03h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	z	DC	С	0001 1xxx	000q quuu
_{04h} (1)	FSR	Indirect data	xxxx xxxx	uuuu uuuu							
05h	PORTA	_	_	PORTA Dat	a Latch wher	n written: PO	RTA pins wh	en read		xx xxxx	uu uuuu
06h	PORTB	PORTB Dat	a Latch whe	n written: PC	ORTB pins wh	nen read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Dat	a Latch whe	n written: PO	ORTC pins w	hen read				XXXX XXXX	uuuu uuuu
08h (5)	PORTD	PORTD Dat	ta Latch whe	n written: PO	ORTD pins w	hen read				xxxx xxxx	uuuu uuuu
09h (5)	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
0Ah (1,2)	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh ⁽¹⁾	INTCON	GIE	GIE PEIE TOIE INTE RBIE TOIF INTF RBIF						0000 000x	0000 000u	
0Ch	PIR1	PSPIF ⁽⁶⁾	(4)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	_	_	_		_	_	_	CCP2IF	0	0
0Eh	TMR1L	Holding reg	ister for the l	_east Signifi	cant Byte of t	he 16-bit TM	R1 register			XXXX XXXX	uuuu uuuu
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register									uuuu uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	lule's registe	r						0000 0000	0000 0000
12h	T2CON	- TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0								-000 0000	-000 0000
13h	SSPBUF	Synchronou	is Serial Port	t Receive Bu	uffer/Transmit	Register				XXXX XXXX	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Compare/PWM1 (LSB)							XXXX XXXX	uuuu uuuu	
16h	CCPR1H	Capture/Compare/PWM1 (MSB)								xxxx xxxx	uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Transmit Data Register								0000 0000	0000 0000
1Ah	RCREG	USART Receive Data Register								0000 0000	0000 0000
1Bh	CCPR2L	Capture/Co	mpare/PWM	2 (LSB)						xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Co	mpare/PWM	2 (MSB)						xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh-1Fh	_	Unimpleme	nted		1	1			1		_

TABLE 4-6: SPECIAL FUNCTION REGISTERS FOR THE PIC16C66/67

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: PIE1<6> and PIR1<6> are reserved on the PIC16C66/67, always maintain these bits clear.

5: PORTD, PORTE, TRISD, and TRISE are not implemented on the PIC16C66, read as '0'.

6: PSPIF (PIR1<7>) and PSPIE (PIE1<7>) are reserved on the PIC16C66, maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 1											
80h ⁽¹⁾	INDF	Addressing	0000 0000	0000 0000							
81h	OPTION	RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0									1111 1111
82h ⁽¹⁾	PCL	Program Co	0000 0000	0000 0000							
83h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect dat	xxxx xxxx	uuuu uuuu							
85h	TRISA	-	—	PORTA Dat	ta Direction R	egister				11 1111	11 1111
86h	TRISB	PORTB Da	ta Direction F	Register						1111 1111	1111 1111
87h	TRISC	PORTC Da	ta Direction I	Register						1111 1111	1111 1111
88h (5)	TRISD	PORTD Da	ta Direction I	Register						1111 1111	1111 1111
89h ⁽⁵⁾	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Da	ta Direction I	Bits	0000 -111	0000 -111
8Ah (1,2)	PCLATH										0 0000
8Bh ⁽¹⁾	INTCON	GIE PEIE TOIE INTE RBIE TOIF INTF RBIF							0000 000x	0000 000u	
8Ch	PIE1	PSPIE ⁽⁶⁾	(4)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	_	—	_	_	—	_	_	CCP2IE	0	0
8Eh	PCON	_	—	_	_	_	_	POR	BOR	dd	uu
8Fh	_	Unimpleme	_	_							
90h	_	Unimplemented									_
91h	—	Unimplemented									—
92h	PR2	Timer2 Period Register									1111 1111
93h	SSPADD	Synchronous Serial Port (I ² C mode) Address Register								0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
95h	—	Unimpleme	nted							—	—
96h	—	Unimplemented									—
97h	—	Unimplemented									—
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register									0000 0000
9Ah	_	— Unimplemented									_
9Bh	—	Unimpleme	nted							_	_
9Ch	_	Unimpleme	nted								_
9Dh	—	Unimpleme	nted							_	_
9Eh	—	Unimpleme	nted							-	—
9Fh	-	Unimpleme	nted							-	_

TABLE 4-6: SPECIAL FUNCTION REGISTERS FOR THE PIC16C66/67 (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, – = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: PIE1<6> and PIR1<6> are reserved on the PIC16C66/67, always maintain these bits clear.

5: PORTD, PORTE, TRISD, and TRISE are not implemented on the PIC16C66, read as '0'.

6: PSPIF (PIR1<7>) and PSPIE (PIE1<7>) are reserved on the PIC16C66, maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾	
Bank 2												
100h (1)	0h ⁽¹⁾ INDF Addressing this location uses contents of FSR to address data memory (not a physical register)										0000 0000	
101h	TMR0 Timer0 module's register										uuuu uuuu	
102h (1)	PCL	Program C	0000 0000	0000 0000								
103h (1)	STATUS	IRP	0001 1xxx	000q quuu								
104h (1)	FSR	Indirect dat		xxxx xxxx	uuuu uuuu							
105h	—	Unimpleme	ented							_	-	
106h	PORTB	PORTB Da	ta Latch whe	n written: P	ORTB pins wh	nen read				xxxx xxxx	uuuu uuuu	
107h	—	Unimplemented									—	
108h	—	Unimplemented									—	
109h		Unimplemented										
10Ah (1,2)	PCLATH									0 0000	0 0000	
10Bh (1)	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
10Ch- 10Fh	— Unimplemented										—	
Bank 3												
180h ⁽¹⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									0000 0000	
181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	
182h ⁽¹⁾	PCL	Program C	Program Counter's (PC) Least Significant Byte									
183h (1)	STATUS	IRP	RP1	RP0	TO	PD	z	DC	С	0001 1xxx	000q quuu	
184h ⁽¹⁾	FSR	Indirect data memory address pointer									uuuu uuuu	
185h	—	Unimplemented									—	
186h	TRISB	RISB PORTB Data Direction Register								1111 1111	1111 1111	
187h	_	— Unimplemented								_	_	
188h	— Unimplemented									—	—	
189h	_	— Unimplemented									—	
18Ah ^(1,2)	PCLATH	—	-	—	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000	
18Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
18Ch- 19Fh	_		_	_								

TABLE 4-6: SPECIAL FUNCTION REGISTERS FOR THE PIC16C66/67 (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, – = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: PIE1<6> and PIR1<6> are reserved on the PIC16C66/67, always maintain these bits clear.

5: PORTD, PORTE, TRISD, and TRISE are not implemented on the PIC16C66, read as '0'.

6: PSPIF (PIR1<7>) and PSPIE (PIE1<7>) are reserved on the PIC16C66, maintain these bits clear.

4.2.2.1 STATUS REGISTER

Applicable Devic

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67 The STATUS register, shown in Figure 4-9, contains the

arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as $000u \ uluu$ (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: For those devices that do not use bits IRP and RP1 (STATUS<7:6>), maintain these bits clear to ensure upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

<u>R/W-0</u> IRP		R/W-0 RP0	<u>R-1</u> TO	R-1 PD	R/W-x Z	R/W-x DC	R/W-x C	R = Readable bit
bit7	1						bit0	W = Writable bit - n = Value at POR reset x = unknown
bit 7:	1 = Bank 2	ter Bank Se 2, 3 (100h - <i>1</i> 9, 1 (00h - Fl	IFFh)	ed for indire	ect addressir	g)		
bit 6-5:	11 = Bank 10 = Bank 01 = Bank 00 = Bank	Register Ba 3 (180h - 1F 2 (100h - 17 1 (80h - FFI 0 (00h - 7FI is 128 byte	FFh) 7Fh) า) า)	bits (used fo	r direct addr	essing)		
bit 4:				uction, or S	LEEP instruc	tion		
bit 3:		-down bit ower-up or b cution of the			tion			
bit 2:		sult of an ari sult of an ari		• •	tion is zero tion is not ze	ro		
bit 1:	1 = A carry		e 4th low o	order bit of t	he result occ		nstructions) ((For borrow the polarity is reversed
bit 0:	1 = A carry 0 = No car Note: a sub	y-out from th ry-out from t otraction is e	e most sig the most si executed by	nificant bit of gnificant bit of gnificant bit of adding the	of the result of the result of the result of the result of two's comp	occurred : lement of th	ne second op	orrow the polarity is reversed). berand. bw order bit of the source register.

FIGURE 4-9: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

4.2.2.2 OPTION REGISTER

Applicable Devices

Г

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external INT interrupt, TMR0, and the weak pull-ups on PORTB. Note: To achieve a 1:1 prescaler assignment for TMR0 register, assign the prescaler to the Watchdog Timer.

FIGURE 4-10: OPTION REGISTER (ADDRESS 81h, 181h)

R/W-1	R/W-1		2/W-1	R/W-1	R/W-1	R/W-1	R/W-1	[
RBPU bit7	INTEDG	TOCS 1	OSE	PSA	PS2	PS1	PS0 bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	1 = PORTB	RTB Pull-up Er pull-ups are d pull-ups are e	lisabled		al port latch	values		
bit 6:	1 = Interrup	terrupt Edge S t on rising edg t on falling edg	e of RB	0/INT pin				
bit 5:	1 = Transitic	0 Clock Sourc on on RA4/T00 instruction cy	CKI pin)			
bit 4:	1 = Increme	0 Source Edge nt on high-to- nt on low-to-h	low trans	sition on R				
bit 3:	1 = Prescale	aler Assignme er is assigned er is assigned	to the W		ule			
bit 2-0:	PS2:PS0 : P	rescaler Rate	Select b	oits				
	Bit Value	TMR0 Rate	WDT	Rate				
	000 001 010 011 100 101 110 111	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 :	2 4 8 16 32				

4.2.2.3 INTCON REGISTER

Ap	pli	cable	e Dev	vice	es									
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	
Th	e II	NTC	ON	Re	giste	er is	sare	eada	ble	anc	l wri	tab	le i	eç

The INTCON Register is a readable and writable register which contains the various enable and flag bits for the TMR0 register overflow, RB port change and external RB0/INT pin interrupts. **Note:** Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

FIGURE 4-11: INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE	PEIE	TOIE		RBIE	TOIF		RBIF	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset x = unknown
bit 7:		s all un-ma	pt Enable b asked interr upts					
bit 6:	1 = Enable	s all un-ma	terrupt Ena isked peripl heral interru	neral interru	ipts			
bit 5:	1 = Enable	s the TMR	Interrupt E 0 overflow i 0 overflow i	nterrupt				
bit 4:	1 = Enable	s the RB0/	nal Interrup INT externa /INT externa					
bit 3:	1 = Enable	s the RB p	e Interrupt ort change ort change	interrupt				
bit 2:	1 = TMR0	register ove	Interrupt Flerflowed (m	ust be clear	red in softwa	re)		
bit 1:	1 = The RE	30/INT exte			(must be cle ccur	ared in soft	ware)	
bit 0:	1 = At leas	t one of the			ed state (see d state	Section 5.2	2 to clear the	interrupt)
Note 1: 2:	be re-enab description	bled by the n.	RETFIE ins	truction in t		errupt Servi	•	ed, the GIE bit may unintentionally Refer to Section 13.5 for a detailed
globa		GIE (INTC						corresponding enable bit or the rupt flag bits are clear prior to

4.2.2.4 PIE1 REGISTER

Γ

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Bit PEIE (INTCON<6>) must be set to Note: enable any peripheral interrupt.

This register contains the individual enable bits for the peripheral interrupts.

FIGURE 4-12: PIE1 REGISTER FOR PIC16C62/62A/R62 (ADDRESS 8Ch)

RW-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit
bit7							bit0	 W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset
bit 7-6:	Reserved:	Always ma	intain these	e bits clear.				
bit 5-4:	Unimpleme	ented: Rea	d as '0'					
bit 3:	SSPIE : Syn 1 = Enables 0 = Disables	the SSP i	nterrupt	Interrupt En	able bit			
bit 2:	CCP1IE : CO 1 = Enables 0 = Disables	the CCP1	interrupt	oit				
bit 1:	TMR2IE : TM 1 = Enables 0 = Disables	the TMR2	to PR2 ma	atch interrup	ot			
bit 0:	TMR1IE: TM 1 = Enables 0 = Disables	the TMR1	overflow in	nterrupt	t			

FIGURE 4-13: PIE1 REGISTER FOR PIC16C63/R63/66 (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit
bit7							bit0	 W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset
bit 7-6:	Reserved:	Always ma	intain thes	e bits clear.				
bit 5:	RCIE: USA 1 = Enable 0 = Disable	s the USAF	RT receive i	nterrupt				
bit 4:	TXIE: USA 1 = Enable 0 = Disable	s the USAF	RT transmit	interrupt				
bit 3:	SSPIE : Syr 1 = Enable 0 = Disable	s the SSP i	nterrupt	Interrupt Er	able bit			
bit 2:	CCP1IE : C 1 = Enable 0 = Disable	s the CCP1	interrupt	oit				
bit 1:	TMR2IE : T 1 = Enable 0 = Disable	s the TMR2	to PR2 ma	atch interru	ot			
bit 0:	TMR1IE : T 1 = Enable 0 = Disable	s the TMR1	overflow i	nterrupt	t			

FIGURE 4-14: PIE1 REGISTER FOR PIC16C64/64A/R64 (ADDRESS 8Ch)

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
PSPIE	_	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	PSPIE: Par 1 = Enable 0 = Disable	s the PSP i	read/write i	nterrupt	upt Enable b	bit		
bit 6:	Reserved:	Always ma	intain this I	oit clear.				
bit 5-4:	Unimplem	ented: Rea	id as '0'					
bit 3:	SSPIE : Syr 1 = Enable 0 = Disable	s the SSP i	nterrupt	Interrupt Er	nable bit			
bit 2:	CCP1IE : C 1 = Enable 0 = Disable	s the CCP1	interrupt	bit				
bit 1:	TMR2IE : TH 1 = Enable 0 = Disable	s the TMR2	to PR2 m	atch interru	pt			
bit 0:	TMR1IE : TI 1 = Enable 0 = Disable	s the TMR1	overflow i	nterrupt	t			

© 1997 Microchip Technology Inc.

٦

Г

FIGURE 4-15: PIE1 REGISTER FOR PIC16C65/65A/R65/67 (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PSPIE	—	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit
bit7							bitO	 W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset
bit 7:	PSPIE: Par 1 = Enables 0 = Disable	s the PSP r	read/write i	nterrupt	upt Enable b	it		
bit 6:	Reserved:	Always ma	aintain this I	oit clear.				
bit 5:	RCIE: USA 1 = Enables 0 = Disable	s the USAF	RT receive i	nterrupt				
bit 4:	TXIE: USA 1 = Enables 0 = Disable	s the USAF	RT transmit	interrupt				
bit 3:	SSPIE : Syr 1 = Enables 0 = Disable	s the SSP i	nterrupt	Interrupt Er	able bit			
bit 2:	CCP1IE : C 1 = Enables 0 = Disable	s the CCP1	interrupt	oit				
bit 1:	TMR2IE: TI 1 = Enables 0 = Disable	s the TMR2	to PR2 ma	atch interrup	ot			
bit 0:	TMR1IE : TI 1 = Enables 0 = Disable	s the TMR1	overflow in	nterrupt	t			

4.2.2.5 PIR1 REGISTER

Ap	pli	cable	e Dev	/ice	es					-				
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	
Th	is	regis	ster	соі	ntain	IS 1	the	indiv	idu	ial f	ag l	oits	for	the
pe	ripl	nera	l inte	erru	ipts.									

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 4-16: PIR1 REGISTER FOR PIC16C62/62A/R62 (ADDRESS 0Ch)

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	_	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	R	= Readable bit
bit7							bit0	U	= Writable bit = Unimplemented bit, read as '0' = Value at POR reset
bit 7-6:	Reserved:	Always ma	intain these	e bits clear.					
bit 5-4:	Unimplem	ented: Rea	id as '0'						
bit 3:	SSPIF : Syr 1 = The trai 0 = Waiting	nsmission/	reception is	•	ag bit must be clea	ared in softw	vare)		
bit 2:	0 = No TMP Compare M	ode 1 register o R1 register <u>Aode</u> 1 register o R1 register <u>9</u>	apture occi capture oc ompare ma	curred	be cleared i ed (must be c red		oftware)		
bit 1:	TMR2IF : TI 1 = TMR2 t 0 = No TMF	o PR2 mat	ch occurred	d (must be o	bit cleared in so	ftware)			
bit 0:	TMR1IF : TI 1 = TMR1 r 0 = No TM	register ove	rflow occur	red (must b	be cleared in	software)			
globa		GIE (INTC		•	•				responding enable bit or the flag bits are clear prior to

Г

FIGURE 4-17: PIR1 REGISTER FOR PIC16C63/R63/66 (ADDRESS 0Ch)

_	_	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	R = Readable bit
oit7						1	bitO	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-6:	Reserved:	Always ma	intain these	e bits clear.				
bit 5:	RCIF: USA 1 = The US 0 = The US	ART receiv	e buffer is	full (cleared	l by reading	RCREG)		
bit 4:	TXIF: USA 1 = The US 0 = The US	ART transr	nit buffer is	empty (cle	ared by writi	ng to TXRE	G)	
bit 3:	SSPIF : Syr 1 = The tran 0 = Waiting	nsmission/r	eception is	•	ag bit must be clea	ared in softw	vare)	
bit 2:	0 = No TMF Compare N	ode 1 register c R1 register <u>Mode</u> 1 register c R1 register ≩	apture occu capture occu ompare ma	curred	be cleared i ed (must be c red		oftware)	
bit 1:	TMR2IF : TM 1 = TMR2 t 0 = No TMP	o PR2 mate	ch occurred	d (must be o	bit cleared in so	ftware)		
bit 0:	TMR1IF : TM 1 = TMR1 r 0 = No TMF	egister ove	rflow occur	red (must b	e cleared in	software)		
	l enable bit,			•	•			corresponding enable bit or the rupt flag bits are clear prior to

R/W-0 PSPIF	R/W-0	U-0	U-0	R/W-0 SSPIF	R/W-0 CCP1IF	R/W-0 TMR2IF	R/W-0	R = Readable bit
pit7				<u>33717</u>			bitO	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:		or a write c	peration h		ice (must be ce	cleared in s	software)	
bit 6:	Reserved:	Always ma	intain this	bit clear.				
bit 5-4:	Unimplem	ented: Rea	id as '0'					
bit 3:		nsmission/r	reception is	Interrupt Fla complete (ag bit must be clea	ared in softw	vare)	
bit 2:	0 = No TMP <u>Compare N</u> 1 = A TMR	ode 1 register c R1 register <u>Mode</u> 1 register c R1 register <u>₽</u>	apture occ capture oc ompare ma	urred (must curred	be cleared i ed (must be o red		oftware)	
bit 1:		o PR2 mat	ch occurre		bit cleared in so	ftware)		
bit 0:	TMR1IF : TI 1 = TMR1 r 0 = No TMI	egister ove	rflow occu		e cleared in	software)		
globa		GIE (INTCO		•	•			corresponding enable bit or the rupt flag bits are clear prior to

FIGURE 4-18: PIR1 REGISTER FOR PIC16C64/64A/R64 (ADDRESS 0Ch)


FIGURE 4-19: PIR1 REGISTER FOR PIC16C65/65A/R65/67 (ADDRESS 0Ch)

R/W-0 PSPIF	R/W-0	R-0 RCIF	R-0 TXIF	R/W-0 SSPIF	R/W-0 CCP1IF	R/W-0 TMR2IF	R/W-0 TMR1IF	R = Readable bit
pit7				00111		TWINZI	bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	PSPIF: Par 1 = A read 0 = No read	or a write c	peration ha	as taken pla	ace (must be ce	cleared in s	oftware)	
bit 6:	Reserved:	Always ma	aintain this I	oit clear.				
bit 5:	RCIF: USA 1 = The US 0 = The US	ART receiv	/e buffer is	full (cleared	l by reading	RCREG)		
bit 4:	TXIF: USA 1 = The US 0 = The US	ART transr	nit buffer is	empty (cle	eared by writ	ing to TXRE	G)	
bit 3:	SSPIF : Syr 1 = The trai 0 = Waiting	nsmission/ı	reception is	•	ag bit must be clea	ared in softw	vare)	
bit 2:	0 = No TMF Compare N	ode 1 register c R1 register <u>Mode</u> 1 register c R1 register <u>₽</u>	apture occi capture oc ompare ma	curred atch occurre	be cleared i ed (must be c red		oftware)	
bit 1:	TMR2IF : TM 1 = TMR2 t 0 = No TMB	o PR2 mat	ch occurred	d (must be o	bit cleared in so	ftware)		
bit 0:	TMR1IF : T 1 = TMR1 r 0 = No TMF	egister ove	erflow occur	red (must b	e cleared in	software)		

4.2.2.6 PIE2 REGISTER

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67													
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67
Th	is r	egis	ter c	on	tains	s th	e C0	CP2	int	erru	ot en	ab	le b

FIGURE 4-20: PIE2 REGISTER (ADDRESS 8Dh)




PIC16C6X

4.2.2.7 PIR2 REGISTER

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67 This register contains the CCP2 interrupt flag bit. Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 4-21: PIR2 REGISTER (ADDRESS 0Dh)



PIC16C6X

4.2.2.8 PCON REGISTER

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Power Control register (PCON) contains a flag bit to allow differentiation between a Power-on Reset to an external \overline{MCLR} reset or WDT reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset condition from a Power-on Reset condition.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

FIGURE 4-22: PCON REGISTER FOR PIC16C62/64/65 (ADDRESS 8Eh)





FIGURE 4-23: PCON REGISTER FOR PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67 (ADDRESS 8Eh)




4.3 PCL and PCLATH

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any reset, the upper bits of the PC will be cleared. Figure 4-24 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-24: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 word block). Refer to the application note *"Implementing a Table Read"* (AN556).

4.3.2 STACK

The PIC16CXX family has an 8 deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or a POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- **Note 1:** There are no status bits to indicate stack overflows or stack underflow conditions.
- Note 2: There are no instructions mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address

4.4 Program Memory Paging

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PIC16C6X devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction the upper two bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the return instructions (which POPs the address from the stack).

Note: PIC16C6X devices with 4K or less of program memory ignore paging bit PCLATH<4>. The use of PCLATH<4> as a general purpose read/write bit is not recommended since this may affect upward compatibility with future products. Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that the PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

ORG 0x	500	
BSF	PCLATH,3	;Select page 1 (800h-FFFh)
BCF	pclath,4	;Only on >4K devices
CALL	SUB1_P1	;Call subroutine in
	:	;page 1 (800h-FFFh)
	:	
	:	
ORG 0x	900	
SUB1_P	1:	;called subroutine
	:	;page 1 (800h-FFFh)
	:	
RETURN		;return to Call subroutine
		;in page 0 (000h-7FFh)

4.5 Indirect Addressing, INDF and FSR Registers

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will produce 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-25.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: INDIRECT ADDRESSING

NEXT		INDF FSR,F	<pre>;initialize pointer ; to RAM ;clear INDF register ;inc pointer</pre>
	btfss goto	FSR,4 NEXT	;all done? ;NO, clear next
CONTINUE			
	:		;YES, continue

Direct Addressing Indirect Addressing IRP RP1: RP0 6 0 7 FSR 0 from opcode bank select bank select location select location select ▶ 00 01 10 11 00h 100h 80h 180h Data Memory 7Fh FFh 17Fh 1FFh Bank 0 Bank 1 Bank 2 Bank 3 For memory map detail see Figure 4-5, Figure 4-6, Figure 4-7, and Figure 4-8.

FIGURE 4-25: DIRECT/INDIRECT ADDRESSING

© 1997 Microchip Technology Inc.

NOTES:

5.0 I/O PORTS

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Some pins for these I/O ports are multiplexed with an alternate function(s) for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Register

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

All devices have a 6-bit wide PORTA, except for the PIC16C61 which has a 5-bit wide PORTA.

Pin RA4/T0CKI is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as output or input.

Setting a bit in the TRISA register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin.

Reading PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with Timer0 module clock input to become the RA4/T0CKI pin.

EXAMPLE 5-1: INITIALIZING PORTA

BCF	STATUS,	RP0	;	
BCF	STATUS,	RP1	;	PIC16C66/67 only
CLRF	PORTA		;	Initialize PORTA by
			;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISA		;	Set RA<3:0> as inputs
			;	RA<5:4> as outputs
			;	TRISA<7:6> are always
			;	read as '0'.

FIGURE 5-1: BLOCK DIAGRAM OF THE

RA3:RA0 PINS AND THE RA5 PIN




FIGURE 5-2: BLOCK DIAGRAM OF THE RA4/T0CKI PIN




TABLE 5-1:PORTA FUNCTIONS

Name	Bit#	Buffer Type	Function
RA0	bit0	TTL	Input/output
RA1	bit1	TTL	Input/output
RA2	bit2	TTL	Input/output
RA3	bit3	TTL	Input/output
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0. Output is open drain type.
RA5/SS (1)	bit5	TTL	Input/output or slave select input for synchronous serial port.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: The PIC16C61 does not have PORTA<5> or TRISA<5>, read as '0'.

TABLE 5-2: REGISTERS/BITS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	—	—	RA5 ⁽¹⁾	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
85h	TRISA	_	_	PORTA Data Direction Register ⁽¹⁾					11 1111	11 1111	

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA. Note 1: PORTA<5> and TRISA<5> are not implemented on the PIC16C61, read as '0'.

5.2 PORTB and TRISB Register

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

EXAMPLE 5-2: INITIALIZING PORTB

BCF	STATUS,	RP0	;	
CLRF	PORTB		;	Initialize PORTB by
			;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISB		;	Set RB<3:0> as inputs
			;	RB<5:4> as outputs
			;	RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are also disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB port change interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, Application Note, *"Implementing Wake-up on Key Stroke"* (AN552).

Note:	For PIC16C61/62/64/65, if a change on the
	I/O pin should occur when a read operation
	is being executed (start of the Q2 cycle),
	then interrupt flag bit RBIF may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-3: BLOCK DIAGRAM OF THE RB7:RB4 PINS FOR PIC16C61/62/64/65





FIGURE 5-4: **BLOCK DIAGRAM OF THE RB7:RB4 PINS FOR** PIC16C62A/63/R63/64A/65A/ R65/66/67



Vdd RBPU⁽²⁾ weak pull-up Ρ Data Latch Data bus D Q WR Port CK TRIS Latch D Q TTL Input Buffer WR TRIS CK

RB3:RB0 PINS


BLOCK DIAGRAM OF THE

 \mathbb{N}

I/O

pin(1)

FIGURE 5-5:



Note 1: I/O pins have diode protection to VDD and Vss. 2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RPBU bit (OPTION<7>).

IADLE 3-3:	PUR	I B FUNCTION	5
Name	Bit#	Buffer Type	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuuu
86h, 186h	6h, 186h TRISB PORTB Data Direction Register 1111 1111 1111 1111										
81h, 181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
Legend: 3	_egend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.										

nown, u

5.3 PORTC and TRISC Register

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67


PORTC is an 8-bit wide bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

EXAMPLE 5-3: INITIALIZING PORTC

BCF STATUS, RP1 ; PIC16C66/67 only CLRF PORTC ; Initialize PORTC by ; clearing output ; data latches BSF STATUS, RP0 ; Select Bank 1 MOVLW 0xCF ; Value used to ; initialize data ; direction MOVWF TRISC ; Set RC<3:0> as inputs ; RC<5:4> as outputs	BCF	STATUS,	RP0	;	
; clearing output ; data latches BSF STATUS, RP0 ; Select Bank 1 MOVLW 0xCF ; Value used to ; initialize data ; direction MOVWF TRISC ; Set RC<3:0> as inputs	BCF	STATUS,	RP1	;	PIC16C66/67 only
; data latches BSF STATUS, RP0 ; Select Bank 1 MOVLW 0xCF ; Value used to ; initialize data ; direction MOVWF TRISC ; Set RC<3:0> as inputs	CLRF	PORTC		;	Initialize PORTC by
BSF STATUS, RPO ; Select Bank 1 MOVLW 0xCF ; Value used to ; initialize data ; direction MOVWF TRISC ; Set RC<3:0> as inputs				;	clearing output
MOVLW 0xCF ; Value used to ; initialize data ; direction MOVWF TRISC ; Set RC<3:0> as inputs				;	data latches
<pre>// initialize data / direction MOVWF TRISC / Set RC<3:0> as inputs</pre>	BSF	STATUS,	RP0	;	Select Bank 1
MOVWF TRISC ; Set RC<3:0> as inputs	MOVLW	0xCF		;	Value used to
MOVWF TRISC ; Set RC<3:0> as inputs				;	initialize data
				;	direction
; RC<5:4> as outputs	MOVWF	TRISC		;	Set RC<3:0> as inputs
				;	RC<5:4> as outputs
; RC<7:6> as inputs				;	RC<7:6> as inputs

FIGURE 5-6: PORTC BLOCK DIAGRAM



- 2: Port/Peripheral select signal selects between port data and peripheral output.
 - 3: Peripheral OE (output enable) is only activated if peripheral select is active.

TABLE 5-5:	PORTC FUNCTIONS FOR PIC16C62/64
------------	---------------------------------

Name	Bit#	Buffer Type	Function
RC0/T1OSI/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator input or Timer1 clock input
RC1/T1OSO	bit1	ST	Input/output port pin or Timer1 oscillator output
RC2/CCP1	bit2		Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and PC modes.
RC4/SDI/SDA	bit4		RC4 can also be the SPI Data In (SPI mode) or data I/O ($^{ m PC}$ mode).
RC5/SDO	bit5	ST	Input/output port pin or synchronous serial port data output
RC6	bit6	ST	Input/output port pin
RC7	bit7	ST	Input/output port pin

Legend: ST = Schmitt Trigger input

TABLE 5-6:PORTC FUNCTIONS FOR PIC16C62A/R62/64A/R64

Name	Bit#	Buffer Type	Function				
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output or Timer1 clock input				
RC1/T1OSI	bit1	ST	Input/output port pin or Timer1 oscillator input				
RC2/CCP1	bit2	ST	Input/output port pin or Capture input/Compare output/PWM1 output				
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and PC modes				
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (2 C mode).				
RC5/SDO	bit5	ST	Input/output port pin or synchronous serial port data output				
RC6	bit6	ST	Input/output port pin				
RC7	bit7	ST	Input/output port pin				

Legend: ST = Schmitt Trigger input

TABLE 5-7: PORTC FUNCTIONS FOR PIC16C63/R63/65/65A/R65/66/67

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output or Timer1 clock input
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and 2 C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (PC mode).
RC5/SDO	bit5	ST	Input/output port pin or synchronous serial port data output
RC6/TX/CK	bit6	ST	Input/output port pin or USART Asynchronous Transmit, or USART Syn- chronous Clock
RC7/RX/DT	bit7	ST	Input/output port pin or USART Asynchronous Receive, or USART Syn- chronous Data

Legend: ST = Schmitt Trigger input

TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC D	Data Direct	tion Regist	er					1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

5.4 PORTD and TRISD Register


Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 5-7: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)



	-		
Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit7

TABLE 5-9: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Buffer is a Schmitt Trigger when in I/O mode, and a TTL buffer when in Parallel Slave Port mode.

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORTD I	Data Direc	tion Regis	ster					1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Da	ata Directio	n Bits	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTD.

5.5 PORTE and TRISE Register

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67 PORTE has three pins, RE2/CS, RE1/WR, and RE0/RD which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). In this mode the input buffers are TTL.

Figure 5-9 shows the TRISE register, which controls the parallel slave port operation and also controls the direction of the PORTE pins.






FIGURE 5-9:	TRISE REGISTER	(ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	
IBF	OBF	IBOV	PSPMODE	—	bit2	bit1	bit0	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit,
								read as '0'
								- n = Value at POR reset
bit 7 :	IBF: Input							
	1 = A word 0 = No wor		received and n received	is waiting t	o be read by	the CPU		
bit 6:			ull Status bit					
		•	still holds a p has been rea		ritten word			
bit 5:			verflow Detect					
	1 = A write 0 = No ove			usly input	word has not	been read	(must be clea	ared in software)
bit 4:			Slave Port Mo	de Select b	pit			
	1 = Paralle 0 = Genera	•						
bit 3:	Unimplem	ented: Re	ad as '0'					
	PORTE D	ata Dire	ction Bits					
bit 2:	Bit2: Direc	tion Contro	ol bit for pin R	E2/CS				
	1 = Input							
	0 = Output							
bit 1:	Bit1: Direc 1 = Input	tion Contro	ol bit for pin R	E1/WR				
	0 = Output							
bit 0:	•		ol bit for pin R	E0/RD				
	1 = Input		•					
	0 = Output							

Name	Bit#	Buffer Type	Function
RE0/RD	bit0	ST/TTL ⁽¹⁾	Input/output port pin or Read control input in parallel slave port mode.
			 1 = Not a read operation 0 = Read operation. The system reads the PORTD register (if chip selected)
RE1/WR	bit1	ST/TTL ⁽¹⁾	Input/output port pin or Write control input in parallel slave port mode. WR 1 = Not a write operation 0 = Write operation. The system writes to the PORTD register (if chip selected)
RE2/CS	bit2	ST/TTL ⁽¹⁾	Input/output port pin or Chip select control input in parallel slave port mode. CS 1 = Device is not selected 0 = Device is selected

TABLE 5-11: PORTE FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Buffer is a Schmitt Trigger when in I/O mode, and a TTL buffer when in Parallel Slave Port (PSP) mode.

TABLE 5-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
09h	PORTE	_	—	_	—	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Da	ta Direction	Bits	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells not used by PORTE.

5.6 I/O Programming Considerations

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

5.6.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-4 shows the effect of two sequential read-modify-write instructions on an I/O port.

EXAMPLE 5-4: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;

;

		PORT latch	PORT pins
BCF PORTB, 7	;	01pp pppp	11pp pppp
BCF PORTB, 6	;	10pp pppp	11pp pppp
BSF STATUS, RPO	;		
BCF TRISB, 7	;	10pp pppp	11pp pppp
BCF TRISB, 6	;	10pp pppp	10pp pppp


;Note that the user may have expected the ;pin values to be 00pp pppp. The 2nd BCF ;caused RB7 to be latched as the pin value ;(high).

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

5.6.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-10). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-10: SUCCESSIVE I/O OPERATION



5.7 Parallel Slave Port

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTD operates as an 8-bit wide parallel slave port (microprocessor port) when control bit PSPMODE (TRISE<4>) is set. In slave mode it is asynchronously readable and writable by the external world through \overline{RD} control input (RE0/RD) and \overline{WR} control input pin (RE1/WR).

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set).

There are actually two 8-bit latches, one for data-out (from the PIC16/17) and one for data input. The user writes 8-bit data to PORTD data latch and reads data from the port pin latch (note that they have the same address). In this mode, the TRISD register is ignored since the microprocessor is controlling the direction of data flow.


A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low. When either the \overline{CS} or \overline{WR} lines become high (level triggered), then the Input Buffer Full status flag bit IBF (TRISE<7>) is set on the Q4 clock cycle, following the next Q2 cycle, to signal the write is complete (Figure 5-12). The interrupt flag bit PSPIF (PIR1<7>) is also set on the same Q4 clock cycle. IBF can only be cleared by reading the PORTD input latch. The input Buffer Overflow status flag bit IBOV (TRISE<5>) is set if a second write to the Parallel Slave Port is attempted when the previous byte has not been read out of the buffer.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The Output Buffer Full status flag bit OBF (TRISE<6>) is cleared immediately (Figure 5-13) indicating that the PORTD latch is waiting to be read by the external bus. When either the \overline{CS} or \overline{RD} pin becomes high (level triggered), the interrupt flag bit PSPIF is set on the Q4 clock cycle, following the next Q2 cycle, indicating that the read is complete. OBF remains low until data is written to PORTD by the user firmware.

When not in Parallel Slave Port mode, the IBF and OBF bits are held clear. However, if flag bit IBOV was previously set, it must be cleared in firmware.

An interrupt is generated and latched into flag bit PSPIF when a read or write operation is completed. PSPIF must be cleared by the user in firmware and the interrupt can be disabled by clearing the interrupt enable bit PSPIE (PIE1<7>).

FIGURE 5-11: PORTD AND PORTE AS A PARALLEL SLAVE PORT



^{© 1997} Microchip Technology Inc.

FIGURE 5-12: PARALLEL SLAVE PORT WRITE WAVEFORMS




FIGURE 5-13: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 5-13: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	PSP7	PSP6	PSP5	PSP4	PSP3	PSP2	PSP1	PSP0	xxxx xxxx	uuuu uuuu
09h	PORTE	_	—	—	_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Da	ata Directior	Bits	0000 -111	0000 -111
0Ch	PIR1	PSPIF	(1)	RCIF ⁽²⁾	TXIF ⁽²⁾	SSPIF	CCP1IF	TMR2IF	TRM1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE	(1)	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by the PSP.

Note 1: These bits are reserved, always maintain these bits clear.

2: These bits are implemented on the PIC16C65/65A/R65/67 only.

6.0 OVERVIEW OF TIMER MODULES

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

All PIC16C6X devices have three timer modules except for the PIC16C61, which has one timer module. Each module can generate an interrupt to indicate that an event has occurred (i.e., timer overflow). Each of these modules are detailed in the following sections. The timer modules are:

- Timer0 module (Section 7.0)
- Timer1 module (Section 8.0)
- Timer2 module (Section 9.0)

6.1 <u>Timer0 Overview</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Timer0 module is a simple 8-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock. When the clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

The Timer0 module also has a programmable prescaler option. This prescaler can be assigned to either the Timer0 module or the Watchdog Timer. Bit PSA (OPTION<3>) assigns the prescaler, and bits PS2:PS0 (OPTION<2:0>) determine the prescaler value. TMR0 can increment at the following rates: 1:1 when the prescaler is assigned to Watchdog Timer, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, and 1:256.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

6.2 <u>Timer1 Overview</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer1 is a 16-bit timer/counter. The clock source can be either the internal system clock (Fosc/4), an external clock, or an external crystal. Timer1 can operate as either a timer or a counter. When operating as a counter (external clock source), the counter can either operate synchronized to the device or asynchronously to the device. Asynchronous operation allows Timer1 to operate during sleep, which is useful for applications that require a real-time clock as well as the power savings of SLEEP mode.

TImer1 also has a prescaler option which allows TMR1 to increment at the following rates: 1:1, 1:2, 1:4, and 1:8. TMR1 can be used in conjunction with the Capture/Compare/PWM module. When used with a CCP module, Timer1 is the time-base for 16-bit capture or 16-bit compare and must be synchronized to the device.

6.3 <u>Timer2 Overview</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer2 is an 8-bit timer with a programmable prescaler and a programmable postscaler, as well as an 8-bit Period Register (PR2). Timer2 can be used with the CCP module (in PWM mode) as well as the Baud Rate Generator for the Synchronous Serial Port (SSP). The prescaler option allows Timer2 to increment at the following rates: 1:1, 1:4, and 1:16.

The postscaler allows TMR2 register to match the period register (PR2) a programmable number of times before generating an interrupt. The postscaler can be programmed from 1:1 to 1:16 (inclusive).

6.4 <u>CCP Overview</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The CCP module(s) can operate in one of three modes: 16-bit capture, 16-bit compare, or up to 10-bit Pulse Width Modulation (PWM).

Capture mode captures the 16-bit value of TMR1 into the CCPRxH:CCPRxL register pair. The capture event can be programmed for either the falling edge, rising edge, fourth rising edge, or sixteenth rising edge of the CCPx pin.

Compare mode compares the TMR1H:TMR1L register pair to the CCPRxH:CCPRxL register pair. When a match occurs, an interrupt can be generated and the output pin CCPx can be forced to a given state (High or Low) and Timer1 can be reset. This depends on control bits CCPxM3:CCPxM0.

PWM mode compares the TMR2 register to a 10-bit duty cycle register (CCPRxH:CCPRxL<5:4>) as well as to an 8-bit period register (PR2). When the TMR2 register = Duty Cycle register, the CCPx pin will be forced low. When TMR2 = PR2, TMR2 is cleared to 00h, an interrupt can be generated, and the CCPx pin (if an output) will be forced high.

^{© 1997} Microchip Technology Inc.

NOTES:

7.0 TIMER0 MODULE

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
 - Read and write capability
 - Interrupt on overflow from FFh to 00h
- 8-bit software programmable prescaler
- Internal or external clock select
- Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing bit TOCS (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS. In this mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the source edge select bit T0SE

FIGURE 7-1: TIMER0 BLOCK DIAGRAM

(OPTION<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.


The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

7.1 TMR0 Interrupt

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The TMR0 interrupt is generated when the register (TMR0) overflows from FFh to 00h. This overflow sets interrupt flag bit T0IF (INTCON<2>). The interrupt can be masked by clearing enable bit T0IE (INTCON<5>). Flag bit T0IF must be cleared in software by the TImer0 interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. Figure 7-4 displays the Timer0 interrupt timing.





(Program Counter)	PC-1) PC	/ / PC+1	PC+2	PC+3	/ / PC+4	PC+5	PC+6
Instruction Fetch	1	MOVWF TMR0	MOVF TMR0,W					
	1 1 1	1 1 1	i i i	i i	i i	i i i	· · ·	
TMR0	<u>, TO X</u>	<u>, T0+1 χ</u>	, T0+2 χ	<u>, NTO X</u>	, ΝΤΟ <u>Χ</u>	<u>, ΝΤΟ Χ</u>	<u>, NT0+1 X</u> ,	NT0+2 X
Instruction	1 1 1	1 1 1	≜	¦ ≜	≜		i ↑ - i	≜
Executed		1	Write TMR0 executed	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0 + 1	Read TMR0 reads NT0 + 2

© 1997 Microchip Technology Inc.





FIGURE 7-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

FIGURE 7-4: TMR0 INTERRUPT TIMING



7.2 Using Timer0 with External Clock

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67 When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (TOSC). Also, there is a delay in the actual incrementing of Timer0 after synchronization.


7.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for TOCKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.





7.3 Prescaler

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa. The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF TMR0, MOVWF TMR0, BSF TMR0,bitx) will clear the prescaler count. When assigned to the Watchdog Timer, a CLRWDT instruction will clear the Watchdog Timer and the prescaler count. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.




FIGURE 7-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.

Note:	To avoid an unintended device RESET, the following instruction sequence (shown in					
	Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT. This precaution must					
	be followed even if the WDT is disabled.					

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0→WDT)

	1)	BSF	STATUS, RPO	;Bank 1
Lines 2 and 3 do NOT have to	2)	MOVLW	b'xx0x0xxx'	;Select clock source and prescale value of
be included if the final desired	3)	MOVWF	OPTION_REG	;other than 1:1
prescale value is other than 1:1.	4)	BCF	STATUS, RPO	;Bank 0
If 1:1 is final desired value, then a temporary prescale value is	5)	CLRF	TMR0	;Clear TMR0 and prescaler
set in lines 2 and 3 and the final	6)	BSF	STATUS, RP1	;Bank 1
prescale value will be set in lines	7)	MOVLW	b'xxxx1xxx'	;Select WDT, do not change prescale value
10 and 11.	8)	MOVWF	OPTION_REG	;
	9)	CLRWDT		;Clears WDT and prescaler
	10)	MOVLW	b'xxxx1xxx'	;Select new prescale value and WDT
	11)	MOVWF	OPTION_REG	;
	12)	BCF	STATUS, RPO	;Bank 0

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 7-2.

EXAMPLE 7-2: CHANGING PRESCALER (WDT -> TIMER0)

CLRWDT ;Clear WDT and prescaler	
BSF STATUS, RPO ;Bank 1	
MOVLW b'xxxx0xxx' ;Select TMR0, new prescale value and clock sour	ce
MOVWF OPTION_REG ;	
BCF STATUS, RPO ;Bank 0	

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
01h, 101h	TMR0	Timer0	Timer0 module's register xxxx xxxx								uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE ⁽¹⁾	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h, 181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA		_	PORTA Data Direction Register ⁽¹⁾					11 1111	11 1111	

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0. Note 1: TRISA<5> and bit PEIE are not implemented on the PIC16C61, read as '0'. NOTES:

8.0 TIMER1 MODULE

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer1 is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. Register TMR1 (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing the TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- As a counter

The operating mode is determined by clock select bit, TMR1CS (T1CON<1>) (Figure 8-2).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "reset input". This reset can be generated by CCP1 or CCP2 (Capture/Compare/ PWM) module. See Section 10.0 for details. Figure 8-1 shows the Timer1 control register.

For the PIC16C62A/R62/63/R63/64A/R64/65A/R65/ R66/67, when the Timer1 oscillator is enabled (T1OSCEN is set), the RC1 and RC0 pins become inputs. That is, the TRISC<1:0> value is ignored.

For the PIC16C62/64/65, when the Timer1 oscillator is enabled (T1OSCEN is set), RC1 pin becomes an input, however the RC0 pin will have to be configured as an input by setting the TRISC<0> bit.

The Timer1 module also has a software programmable prescaler.

FIGURE 8-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
 bit7		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON bit0	 R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-6:	Unimpleme	ented: Rea	d as '0'					
bit 5-4:								
bit 3:	T1OSCEN : Timer1 Oscillator Enable Control bit 1 = Oscillator is enabled 0 = Oscillator is shut off Note: The oscillator inverter and feedback resistor are turned off to eliminate power drain.							
bit 2:	T1SYNC: Timer1 External Clock Input Synchronization Control bit							
	<u>TMR1CS = 1</u> 1 = Do not synchronize external clock input 0 = Synchronize external clock input							
	$\underline{\text{TMR1CS}} = 0$ This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.							
bit 1:	TMR1CS : Timer1 Clock Source Select bit 1 = External clock from T1OSI (on the rising edge) (See pinouts for pin with T1OSI function) 0 = Internal clock (Fosc/4)							
bit 0:	TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1							

8.1 <u>Timer1 Operation in Timer Mode</u>

Applicable Devices

8.2 <u>Timer1 Operation in Synchronized</u> <u>Counter Mode</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Counter mode is selected by setting bit TMR1CS. In this mode the timer increments on every rising edge of clock input on T1OSI when enable bit T1OSCEN is set or pin with T1CKI when bit T1OSCEN is cleared.

Note:	The T1OSI function is multiplexed to differ-
	ent pins, depending on the device. See the
	pinout descriptions to see which pin has
	the T1OSI function.

If $\overline{\text{T1SYNC}}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if an external clock is present, since the synchronization circuit is shut off. The prescaler, however, will continue to increment.

8.2.1 EXTERNAL CLOCK INPUT TIMING FOR SYNCHRONIZED COUNTER MODE

When an external clock input is used for Timer1 in synchronized counter mode, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of TMR1 after synchronization.

When the prescaler is 1:1, the external clock input is the same as the prescaler output. The synchronization of T1CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T1CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to appropriate electrical specification section, parameters 45, 46, and 47.

When a prescaler other than 1:1 is used, the external clock input is divided by the asynchronous ripplecounter type prescaler so that the prescaler output is symmetrical. In order for the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for T1CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T1CKI high and low time is that they do not violate the minimum pulse width requirements of 10 ns). Refer to applicable electrical specification section, parameters 40, 42, 45, 46, and 47.




FIGURE 8-2: TIMER1 BLOCK DIAGRAM

8.3 <u>Timer1 Operation in Asynchronous</u> <u>Counter Mode</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

If control bit $\overline{T1SYNC}$ (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and generate an interrupt on overflow which will wake the processor. However, special precautions in software are needed to read-from or write-to the Timer1 register pair, TMR1L and TMR1H (Section 8.3.2).

In asynchronous counter mode, Timer1 cannot be used as a time-base for capture or compare operations.

8.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit $\overline{T1SYNC}$ is set, the timer will increment completely asynchronously. The input clock must meet certain minimum high time and low time requirements, as specified in timing parameters (45 - 47).

8.3.2 READING AND WRITING TMR1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L, while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Example 8-1 is an example routine to read the 16-bit timer value. This is useful if the timer cannot be stopped.

EXAMPLE 8-1: READING A 16-BIT FREE-RUNNING TIMER

;	All Int	errupts	are	disabled
	MOVF	TMR1H,	W	;Read high byte
	MOVWF	TMPH		;
	MOVF	TMR1L,	W	;Read low byte
	MOVWF	TMPL		;
	MOVF	TMR1H,	W	;Read high byte
	SUBWF	TMPH,	W	;Sub 1st read
				;with 2nd read
	BTFSC	STATUS,	Ζ	;is result = 0
	GOTO CONTINU			;Good 16-bit read
;	TMR1L mag	y have ro	olle	d over between the read
;	of the h	igh and	low	bytes. Reading the high
;	and low	bytes no	w w	ill read a good value.
	MOVF	TMR1H,	W	;Read high byte
	MOVWF	TMPH		;
	MOVF	TMR1L,	W	;Read low byte
	MOVWF	TMPL		;
;	Re-enal	ole Inte	rrup	ot (if required)
C	ONTINUE			;Continue with
	:			;your code

8.4 <u>Timer1 Oscillator</u>

Applicable Devices													
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67

A crystal oscillator circuit is built in-between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 8-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must allow a software time delay to ensure proper oscillator start-up.

TABLE 8-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2							
LP	32 kHz	33 pF	33 pF							
	100 kHz	15 pF	15 pF							
	200 kHz	200 kHz 15 pF								
These values are for design guidance only.										
Crystals Tested:										
32.768 kHz	Epson C-00	1R32.768K-A	± 20 PPM							
100 kHz	Epson C-2 100.00 KC-P ± 20 PPM									
200 kHz	STD XTL 200.000 kHz ± 20 PPM									
 Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time. 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components. 										

8.5 <u>Resetting Timer1 using a CCP Trigger</u> Output

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

CCP2 is implemented on the PIC16C63/R63/65/65A/ R65/66/67 only.

If CCP1 or CCP2 module is configured in Compare mode to generate a "special event trigger" (CCPxM3:CCPxM0 = 1011), this signal will reset Timer1.

Note: The "special event trigger" from the CCP1and CCP2 modules will not set interrupt flag bit TMR1IF(PIR1<0>).

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If the Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL registers pair effectively becomes the period register for the Timer1 module.

8.6 <u>Resetting of TMR1 Register Pair</u> (TMR1H:TMR1L)

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67 The TMR1H and TMR1L registers are not reset to 00h on a POR or any other reset except by the CCP1 or CCP2 special event trigger.

The T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescaler. In all other resets, the register is unaffected.

8.7 <u>Timer1 Prescaler</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu PC BC	,	allo	e on other sets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽²⁾	(3)	RCIF ⁽¹⁾	TXIF ⁽¹⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽²⁾	(3)	RCIE ⁽¹⁾	TXIE ⁽¹⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
0Eh	TMR1L	Holding re	egister	for the Leas	st Significar	nt Byte of th	e 16-bit TN	/IR1 registe	er	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding re	Holding register for the Most Significant Byte of the 16-bit TMR1 register										uuuu
10h	T1CON	_		T1CKPS1	T1CKPS0	00	0000	uu	uuuu				

TABLE 8-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: The USART is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.

2: Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.

3: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

9.0 TIMER2 MODULE

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer2 is an 8-bit timer with a prescaler and a postscaler. It is especially suitable as PWM time-base for PWM mode of CCP module(s). TMR2 is a readable and writable register, and is cleared on any device reset.

The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.

The match output of the TMR2 register goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling, inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF (PIR1<1>)).

The Timer2 module can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 9-2 shows the Timer2 control register. T2CON is cleared upon reset which initializes Timer2 as shut off with the prescaler and postscaler at a 1:1 value.

9.1 <u>Timer2 Prescaler and Postscaler</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device reset (POR, BOR, MCLR Reset, or WDT Reset).

TMR2 is not cleared when T2CON is written.

9.2 Output of TMR2

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

FIGURE 9-1: TIMER2 BLOCK DIAGRAM




FIGURE 9-2: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	R = Readable bit
bit7 bit 7:	Unimpleme	anted: Rea	d as '0'				bit0	 W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset
	•							
bit 6-3:	TOUTPS3: 0000 = 1:1 0001 = 1:2	postscale postscale		put Postsca	ale Select bit	s		
bit 2:	1111 = 1:10 TMR2ON : T 1 = Timer2 0 = Timer2	imer2 On l s on						
bit 1-0:	T2CKPS1: 00 = 1:1 pre 01 = 1:4 pre 1x = 1:16 p	escale escale	Timer2 Clo	ck Prescale	Select bits			

© 1997 Microchip Technology Inc.

REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER TABLE 9-1:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PC BC	,	all o	e on other sets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽²⁾	(3)	RCIF ⁽¹⁾	TXIF ⁽¹⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽²⁾	(3)	RCIE ⁽¹⁾	TXIE ⁽¹⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
11h	TMR2	Timer2 m	odule's reg	ister						0000	0000	0000	0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer2 Pe	Fimer2 Period register										1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer2.

Note 1: The USART is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.
2: Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.

3: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

10.0 CAPTURE/COMPARE/PWM (CCP) MODULE(s)

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67 CCP1 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67 CCP2 Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register, or as a PWM master/slave duty cycle register. Both the CCP1 and CCP2 modules are identical in operation, with the exception of the operation of the special event trigger. Table 10-1 and Table 10-2 show the resources and interactions of the CCP modules(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

CCP1 module:

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

CCP2 module:

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

For use of the CCP modules, refer to the *Embedded Control Handbook*, "Using the CCP Modules" (AN594).

TABLE 10-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource				
Capture	Timer1				
Compare	Timer1				
PWM	Timer2				

TABLE 10-2: INTERACTION OF TWO CCP MODULES
--

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time-base.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

FIGURE 10-1: CCP1CON REGISTER (ADDRESS 17h) / CCP2CON REGISTER (ADDRESS 1Dh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_		CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset
bit 7-6:	Unim	plemente	d: Read a	s '0'				
DIT 5-4:	Captu Unuse Comp Unuse PWM	<u>re Mode</u> ed <u>are Mode</u> ed <u>Mode</u>		ast Signification Signification in the Pi		cle. The eig	ht MSbs are	found in CCPRxL.
bit 3-0:	0000 0100 0101 0110 0111 1000 1001 1010 1011	= Capture = Capture = Capture = Capture = Capture = Compai = Compai = Compai	A/Compare a mode, ev a mode, ev a mode, ev a mode, ev a mode, ev re mode, sv re mode, gv re mode, gv re mode, gv re mode, gv	very falling e very rising e very 4th risin very 16th ris set output o clear output generate sol	resets CCP edge ng edge sing edge n match (bit on match (bit tware intern	CCPxIF is bit CCPxIF i	is set) h (bit CCPxII	F is set, CCPx pin is unaffected) sets TMR1; CCP2 resets TMR1)

10.1 Capture Mode

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1 (Figure 10-2). An event is defined as:

- Every falling edge
- · Every rising edge
- · Every 4th rising edge
- Every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

10.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note: If the RC2/CCP1 pin is configured as an output, a write to PORTC can cause a capture condition.

FIGURE 10-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



10.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work consistently.

10.1.3 SOFTWARE INTERRUPT

When the Capture event is changed, a false capture interrupt may be generated. The user should clear enable bit CCP1IE (PIE1<2>) to avoid false interrupts and should clear flag bit CCP1IF following any such change in operating mode.

10.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 10-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 10-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load the W reg with
		;	the new prescaler
		;	mode value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with
		;	this value

10.2 Compare Mode

			 	 	 _
A					
Applicable	e Device	es			
			 	 	-


61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven High
- Driven Low
- Remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time interrupt flag bit CCP1IF is set.

FIGURE 10-3: COMPARE MODE OPERATION BLOCK DIAGRAM



10.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1 compare output latch to the
	default low level. This is not the data latch.

10.2.1 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

10.2.2 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

10.2.3 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 and CCP2 resets the TMR1 register pair. This allows the CCPR1H:CCPR1L and CCPR2H:CCPR2L registers to effectively be 16-bit programmable period register(s) for Timer1.

For compatibility issues, the special event trigger output of CCP1 (<u>PIC16C72</u>) and CCP2 (all other <u>PIC16C7X</u> devices) also starts an A/D conversion.

Note: The "special event trigger" from the CCP1and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

 $[\]ensuremath{\textcircled{}^{\circ}}$ 1997 Microchip Technology Inc.

10.3 PWM Mode

Applicable Devices


61 62 62A R62 63 R63 64 644 R64 65 65A R65 66 67 In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 10-4 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see Section 10.3.3.

FIGURE 10-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 10-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 10-5: PWM OUTPUT



10.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = [(PR2) + 1] • 4 • TOSC • (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The PWM duty cycle is latched from CCPR1L into CCPR1H
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)

Note:	The Timer2 postscaler (see Section 9.1) is
	not used in the determination of the PWM
	frequency. The postscaler could be used to
	have a servo update rate at a different fre-
	quency than the PWM output.

10.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

PWM duty cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)} \quad \text{bits}$$

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be forced to the low level.

EXAMPLE 10-2: PWM PERIOD AND DUTY CYCLE CALCULATION

Desired PWM frequency is 78.125 kHz, Fosc = 20 MHz

TMR2 prescale = 1

 $1/78.125 \text{ kHz} = [(PR2) + 1] \bullet 4 \bullet 1/20 \text{ MHz} \bullet 1$

12.8 μ s = [(PR2) + 1] • 4 • 50 ns • 1

PR2 = 63

Find the maximum resolution of the duty cycle that can be used with a 78.125 kHz frequency and 20 MHz oscillator:

1/78.125 kHz	$= 2^{\text{PWM RESOLUTION}} \bullet 1/20 \text{ MHz} \bullet 1$
12.8 µs	$= 2^{\text{PWM RESOLUTION}} \bullet 50 \text{ ns} \bullet 1$
256	$= 2^{\text{PWM RESOLUTION}}$
log(256)	= (PWM Resolution) $\bullet \log(2)$
8.0	= PWM Resolution

At most, an 8-bit resolution duty cycle can be obtained from a 78.125 kHz frequency and a 20 MHz oscillator, i.e., $0 \leq$ CCPR1L:CCP1CON<5:4> \leq 255. Any value greater than 255 will result in a 100% duty cycle.

In order to achieve higher resolution, the PWM frequency must be decreased. In order to achieve higher PWM frequency, the resolution must be decreased.

Table 10-3 lists example PWM frequencies and resolutions for Fosc = 20 MHz. The TMR2 prescaler and PR2 values are also shown.

10.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 10-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 10-4: REGISTERS ASSOCIATED WITH TIMER1, CAPTURE AND COMPARE

Add	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	e on: DR, DR	all o	ie on other sets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽²⁾	(3)	RCIF ⁽¹⁾	TXIF ⁽¹⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh ⁽⁴⁾	PIR2	—	_	_	_	_	_	_	CCP2IF		0		0
8Ch	PIE1	PSPIE ⁽²⁾	(3)	RCIE ⁽¹⁾	TXIE ⁽¹⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh ⁽⁴⁾	PIE2	—	_		_	_	_	_	CCP2IE		0		0
87h	TRISC	PORTC D	PORTC Data Direction register										1111
0Eh	TMR1L	Holding re	egister fo	r the Least	Significant	Byte of the	16-bit TMF	R1 register	•	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding re	egister fo	r the Most	Significant	Byte of the '	16-bit TMR	1 register		xxxx	xxxx	uuuu	uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
15h	CCPR1L	Capture/C	Compare/	PWM1 (LS	B)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/	PWM1 (MS	SB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh ⁽⁴⁾	CCPR2L	Capture/C	Capture/Compare/PWM2 (LSB)									uuuu	uuuu
1Ch ⁽⁴⁾	CCPR2H	Capture/C	Compare/	PWM2 (MS	SB)					xxxx	xxxx	uuuu	uuuu
1Dh ⁽⁴⁾	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used in these modes.

Note 1: These bits are associated with the USART module, which is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.

2: Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.

3: The PIR1<6> and PIE1<6> bits are reserved, always maintain these bits clear.

4: These registers are associated with the CCP2 module, which is only implemented on the PIC16C63/R63/65/65A/R65/66/67.

^{© 1997} Microchip Technology Inc.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽²⁾	(3)	RCIF ⁽¹⁾	TXIF ⁽¹⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh ⁽⁴⁾	PIR2			_		_			CCP2IF	0	0
8Ch	PIE1	PSPIE ⁽²⁾	(3)	RCIE ⁽¹⁾	TXIE ⁽¹⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh ⁽⁴⁾	PIE2	_	—	_	_	_	_	_	CCP2IE	0	0
87h	TRISC	PORTC D	Data Directio	on register						1111 1111	1111 1111
11h	TMR2	Timer2 m	odule's regi	ster						0000 0000	0000 0000
92h	PR2	Timer2 m	odule's Peri	iod register						1111 1111	1111 1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
15h	CCPR1L	Capture/0	Compare/PV	VM1 (LSB)						xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/0	Compare/PV	VM1 (MSB))					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh ⁽⁴⁾	CCPR2L	Capture/0	Compare/PV	VM2 (LSB)						xxxx xxxx	uuuu uuuu
1Ch ⁽⁴⁾	CCPR2H	Capture/0	Compare/PV		xxxx xxxx	uuuu uuuu					
1Dh ⁽⁴⁾	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

REGISTERS ASSOCIATED WITH PWM AND TIMER2 TABLE 10-5:

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used in this mode. Note 1: These bits are associated with the USART module, which is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.

2: Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.

3: The PIR1<6> and PIE1<6> bits are reserved, always maintain these bits clear.

4: These registers are associated with the CCP2 module, which is only implemented on the PIC16C63/R63/65/65A/R65/66/67.

11.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

11.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

The SSP module in I²C mode works the same in all PIC16C6X devices that have an SSP module. However the SSP Module in SPI mode has differences between the PIC16C66/67 and the other PIC16C6X devices.

The register definitions and operational description of SPI mode has been split into two sections because of the differences between the PIC16C66/67 and the other PIC16C6X devices. The default reset values of both the SPI modules is the same regardless of the device:

11.2	SPI Mode for PIC16C62/62A/R62/63/R63/64	4/
	64A/R64/65/65A/R658	34
11.3	SPI Mode for PIC16C66/678	39
11.4	I2C [™] Overview9	95
11.5	SSP I2C Operation	99

Refer to Application Note AN578, "Use of the SSP Module in the I²C Multi-Master Environment."

© 1997 Microchip Technology Inc.

11.2 <u>SPI Mode for PIC16C62/62A/R62/63/</u> <u>R63/64/64A/R64/65/65A/R65</u>

PIC16C6X

Γ

This section contains register definitions and operational characteristics of the SPI module for the PIC16C62, PIC16C62A, PIC16CR62, PIC16C63, PIC16CR63, PIC16C64A, PIC16CR64A, PIC16CR64, PIC16C655, PIC16C65A, PIC16CR65.

FIGURE 11-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0					
—	—	D/Ā	Р	S	R/W	UA	BF	R = Readable bit				
bit7							bit0	W = Writable bit U = Unimplemented bit,				
								read as '0'				
								- n =Value at POR reset				
		emented:										
bit 5:	D/A : Data/Address bit (I ² C mode only)											
	 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address 											
bit 4:	P: Stop	bit (I ² C m	ode only.	This bit is c	leared when	the SSP m	nodule is dis	abled, SSPEN is cleared)				
	1 = Indi	cates that	a stop bit	has been	detected last							
	0 = Stop bit was not detected last											
bit 3:												
	 1 = Indicates that a start bit has been detected last (this bit is '0' on RESET) 0 = Start bit was not detected last 											
bit 2:	R/W : Re	ead/Write	bit inform	ation (I ² C n	node only)							
						e last addre	ess match. T	his bit is valid from the address				
	match te 1 = Rea		start bit,	stop bit, or	ACK bit.							
	0 = Writ											
bit 1:	UA: Upo	date Addro	ess (10-bi	t I ² C mode	only)							
					odate the add	dress in the	SSPADD re	egister				
				to be upda	ated							
bit 0:		fer Full Sta										
		e (SPI and										
				BUF is full SSPBUF is								
		it (I ² C mod	-		1.7							
	1 = Trar	smit in pr	ogress, S	SPBUF is f								
	0 - Tran	emit com	nlata SSE	PBUF is em	net (

٦

FIGURE 11-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit				
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset				
bit 7:	WCOL: W 1 = The SS (must be c 0 = No col	SPBUF reg	gister is wi		it is still tr	ansmitting	the previou	us word				
bit 6:	SSPOV: Receive Overflow Detect bit											
	In SPI mode 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR register is lost. Overflow can only occur in slave mode. The user must read the SSP- BUF, even if only transmitting data, to avoid setting overflow. In master mode the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. 0 = No overflow											
	$\frac{\ln l^2 C \text{ mode}}{1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in transmit mode. SSPOV must be cleared in software in either mode. 0 = No overflow$											
bit 5:	SSPEN: S	ynchronou	s Serial P	ort Enable	bit							
	In SPI mode 1 = Enables serial port and configures SCK, SDO, and SDI as serial port pins 0 = Disables serial port and configures these pins as I/O port pins											
	0 = Disabl	es the seria es serial p	ort and co	nfigures th	nese pins a	as I/O port	pins	al port pins s input or output.				
bit 4:	CKP: Cloc	k Polarity	Select bit									
		ate for cloc						eceive on rising edge. ceive on falling edge.				
	$\frac{\ln l^2 C \mod}{SCK \text{ relea}}$ $1 = \text{Enable}$ $0 = \text{Holds}$	se control e clock	clock stra	tch) (Llead	to ensure	data setu	n time)					
bit 3-0:	SSPM3:S 0000 = SF 0001 = SF 0010 = SF 0100 = SF 0100 = SF 0101 = SF 0110 = 1 ² (0111 = 1 ² (1011 = 1 ² (SPM0: Syr PI master r PI master r PI master r PI master r PI slave mo CI slave mo CI slave mo CI slave mo CI slave mo CI slave mo	nchronous node, cloc node, cloc node, cloc ode, clock ode, clock de, 7-bit a de, 10-bit controllec de, 7-bit a	Serial Por k = Fosc/2 k = Fosc/2 k = Fosc/2 k = Fosc/2 k = TMR2 = SCK pir $= SCK piraddressaddressddress$ wi	t Mode Se 1 6 34 0. SS pin co 1. SS pin co 1. SS pin co 10de (slave th start an	elect bits pontrol enal pontrol disa e idle) d stop bit i	bled.					

11.2.1 OPERATION OF SSP MODULE IN SPI MODE

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO)
- Serial Data In (SDI)
- Serial Clock (SCK)

Additionally a fourth pin may be used when in a slave mode of operation:

Slave Select (SS)

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>). These control bits allow the following to be specified:

- · Master Mode (SCK is the clock output)
- · Slave Mode (SCK is the clock input)
- Clock Polarity (Output/Input data on the Rising/ Falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)


The SSP consists of a transmit/receive Shift Register (SSPSR) and a Buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the Buffer Full bit, BF (SSPSTAT<0>) and flag bit SSPIF are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON<7>) will be set. User software must clear bit WCOL so that it can be determined if the following write(s) to the SSPBUF completed successfully. When the application software is expecting to receive valid data, the SSPBUF register should be read before the next byte of data to transfer is written to the SSPBUF register. The Buffer Full bit BF (SSPSTAT<0>) indicates when the SSPBUF register has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF register must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 11-1 shows the loading of the SSPBUF (SSPSR) register for data transmission. The shaded instruction is only required if the received data is meaningful.

EXAMPLE 11-1: LOADING THE SSPBUF (SSPSR) REGISTER

		-	-	
	BSF	STATUS,	RP0	;Specify Bank 1
LOOP	BTFSS	SSPSTAT	, BF	;Has data been
				;received
				;(transmit
				;complete)?
	GOTO	LOOP		;No
	BCF	STATUS,	RP0	;Specify Bank 0
	MOVF	SSPBUF,	W	;W reg = contents
				;of SSPBUF
	MOVWF	RXDATA		;Save in user RAM
	MOVF	TXDATA,	W	;W reg = contents
				; of TXDATA
	MOVWF	SSPBUF		;New data to xmit

The block diagram of the SSP module, when in SPI mode (Figure 11-3), shows that the SSPSR register is not directly readable or writable, and can only be accessed from addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

FIGURE 11-3: SSP BLOCK DIAGRAM (SPI MODE)



To enable the serial port, SSP enable bit SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear enable bit SSPEN, re-initialize SSPCON register, and then set enable bit SSPEN. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set (if implemented)

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and \overline{SS} could be used as general purpose outputs by clearing their corresponding TRIS register bits.

Figure 11-4 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) is to broadcast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched interrupt flag bit SSPIF (PIR1<3>) is set.

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 11-5 and Figure 11-6 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or TCY)
- Fosc/16 (or 4 TCY)
- Fosc/64 (or 16 TCY)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5 MHz. When in slave mode the external clock must meet the minimum high and low times.

In sleep mode, the slave can transmit and receive data and wake the device from sleep.





FIGURE 11-4: SPI MASTER/SLAVE CONNECTION

The \overline{SS} pin allows a synchronous slave mode. The SPI must be in slave mode (SSPCON<3:0> = 04h) and the TRISA<5> bit must be set the for synchronous slave mode to be enabled. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. If the \overline{SS} pin is taken low without resetting SPI mode, the transmission will continue from the

point at which it was taken high. External pull-up/ pull-down resistors may be desirable, depending on the application.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 11-5: SPI MODE TIMING, MASTER MODE OR SLAVE MODE W/O SS CONTROL








TABLE 11-1: REGISTERS ASSOCIATED WITH SPI OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽²⁾	(3)	RCIF ⁽¹⁾	TXIF ⁽¹⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽²⁾	(3)	RCIE ⁽¹⁾	TXIE ⁽¹⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchrono	ous Serial	Port Rece	ive Buffer	Transmit I	Register			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
85h	TRISA	_	_	PORTA Da	ta Direction	Register				11 1111	11 1111
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111
94h	SSPSTAT	-	—	D/A P S R/W UA BF00 000000 000							00 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in SPI mode.

Note 1: These bits are associated with the USART which is implemented on the PIC16C63/R63/65/65A/R65 only.

2: PSPIF and PSPIE are reserved on the PIC16C62/62A/R62/63/R63, always maintain these bits clear.

3: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

11.3 SPI Mode for PIC16C66/67

Γ

This section contains register definitions and operational characterisitics of the SPI module on the PIC16C66 and PIC16C67 only.

FIGURE 11-7: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)(PIC16C66/67)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0					
SMP	CKE	D/Ā	Р	S	R/W	UA	BF	R = Readable bit				
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset				
bit 7:	<u>SPI Master Mode</u> 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time <u>SPI Slave Mode</u> SMP must be cleared when SPI is used in slave mode											
bit 6:												
bit 5:	 D/A: Data/Address bit (l²C mode only) 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address 											
bit 4:	detecte 1 = Indi	d last, SS cates tha	SPEN is cl	eared) t has been	cleared whe			isabled, or when the Start bit is				
bit 3:	detecte 1 = Indi	d last, SS icates tha	SPEN is clo it a start bi	eared) t has been	cleared whe			lisabled, or when the Stop bit is				
bit 2:	 0 = Start bit was not detected last R/W: Read/Write bit information (I²C mode only) This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next start bit, stop bit, or ACK bit. 1 = Read 0 = Write 											
bit 1:	1 = Indi	cates tha	t the user		pdate the ad	dress in the	e SSPADD r	egister				
bit 0:	0 = Address does not need to be updated BF : Buffer Full Status bit <u>Receive</u> (SPI and I ² C modes) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty <u>Transmit</u> (I ² C mode only) 1 = Transmit in progress, SSPBUF is full 0 = Transmit complete, SSPBUF is empty											

© 1997 Microchip Technology Inc.

FIGURE 11-8: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)(PIC16C66/67)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	[
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit			
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset			
bit 7:	WCOL : W				it is still tr	ansmitting	the previou				
		leared in s									
bit 6:	SSPOV: R	eceive Ov	erflow Indi	cator bit							
	$\frac{\text{In SPI mode}}{1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In master mode the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.0 = No overflow$										
		e is receive ansmit mod					ding the pr n either mo	evious byte. SSPOV is a "don de.			
bit 5:	SSPEN: S	ynchronou	s Serial P	ort Enable	bit						
	In SPI mod	<u>de</u> es serial po	ort and co	nfigures S	CK, SDO,		s serial por pins	t pins			
	0 = Disabl	es the seria	ort and co	nfigures th	nese pins a	as I/O port	pins	al port pins s input or output.			
bit 4:	In both modes, when enabled, these pins must be properly configured as input or output. CKP : Clock Polarity Select bit In SPI mode 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level In I^2C mode SCK release control 1 = Enable clock 0 = Holds clock low (clock stretch) (Used to ensure data setup time)										
bit 3-0:	$\begin{array}{l} 0010 = SF\\ 0011 = SF\\ 0100 = SF\\ 0110 = I^2C\\ 0111 = I^2C\\ 1011 = I^2C\\ 1110 = I^2C\\ \end{array}$	PI master r PI master r PI master r PI master r PI slave mo C slave mo C slave mo C slave mo C slave mo C slave mo	node, cloc node, cloc node, cloc ode, clock ode, clock de, 7-bit a de, 10-bit controllec de, 7-bit a	k = Fosc/4 k = Fosc/4 k = Fosc/4 k = TMR2 = SCK pir address address d master m address wi	4 66 64 65 pin ci 1. SS pin ci 1. SS pin ci node (slave th start an	ontrol enal ontrol disa e idle) d stop bit i					

11.3.1 SSP MODULE IN SPI MODE FOR PIC16C66/67

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally a fourth pin may be used when in a slave mode of operation:

• Slave Select (SS) RA5/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)


The SSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT<0>) and interrupt flag bit SSPIF (PIR1<3>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit WCOL (SSPCON<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully. When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit BF (SSPSTAT<0>) indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read. bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 11-2 shows the loading of the SSPBUF (SSPSR) for data transmission. The shaded instruction is only required if the received data is meaningful.

EXAMPLE 11-2: LOADING THE SSPBUF (SSPSR) REGISTER (PIC16C66/67)

LOOP	BCF BSF BTFSS	STATUS, STATUS, SSPSTAT	RP0	;Specify Bank 1 ; ;Has data been ;received ;(transmit ;complete)?
	GOTO	LOOP		;No
	BCF	STATUS,	RP0	;Specify Bank 0
	MOVF	SSPBUF,	W	;W reg = contents ; of SSPBUF
	MOVWF	RXDATA		;Save in user RAM
	MOVF	TXDATA,	W	;W reg = contents ; of TXDATA
	MOVWF	SSPBUF		;New data to xmit

The block diagram of the SSP module, when in SPI mode (Figure 11-9), shows that the SSPSR is not directly readable or writable, and can only be accessed from addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

FIGURE 11-9: SSP BLOCK DIAGRAM (SPI MODE)(PIC16C66/67)



To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

• SDI must have TRISC<4> set

PIC16C6X

- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and \overline{SS} could be used as general purpose outputs by clearing their corresponding TRIS register bits.

Figure 11-10 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application firmware. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- · Master sends dummy data Slave sends data

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) is to broadcast data by the firmware protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR1<3>) is set.


The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 11-11, Figure 11-12, and Figure 11-13 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5 MHz. When in slave mode the external clock must meet the minimum high and low times.

In sleep mode, the slave can transmit and receive data and wake the device from sleep.

FIGURE 11-10: SPI MASTER/SLAVE CONNECTION (PIC16C66/67)



The \overline{SS} pin allows a synchronous slave mode. The SPI must be in slave mode (SSPCON<3:0> = 04h) and the TRISA<5> bit must be set for the synchronous slave mode to be enabled. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. If the \overline{SS} pin is taken low without resetting SPI mode, the transmission will continue from the point at which it was taken high. External pull-up/ pull-down resistors may be desirable, depending on the application.

- Note: When the SPI is in Slave Mode with \overline{SS} pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the \overline{SS} pin is set to VDD.
- Note: If the SPI is used in Slave Mode with CKE = '1', then the SS pin control must be enabled.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.





FIGURE 11-11: SPI MODE TIMING, MASTER MODE (PIC16C66/67)

FIGURE 11-12: SPI MODE TIMING (SLAVE MODE WITH CKE = 0) (PIC16C66/67)



© 1997 Microchip Technology Inc.

FIGURE 11-13: SPI MODE TIMING (SLAVE MODE WITH CKE = 1) (PIC16C66/67)




TABLE 11-2:	REGISTERS ASSOCIATED WITH SPI OPERATION (PIC16C66/67)
-------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Pow	ie on er-on eset		on all resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
13h	SSPBUF	Synchron	ous Serial	Port Rece	eive Buffe	r/Transmit	Register	•		xxxx	xxxx	uuuu	uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	0000	0000
85h	TRISA	_	_	PORTA D	PORTA Data Direction register					11	1111	11	1111
87h	TRISC	PORTC D	ata Direct	ion registe	on register						1111	1111	1111
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000	0000	0000	0000

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by SSP module in SPI mode.

Note 1: PSPIF and PSPIE are reserved on the PIC16C66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

11.4 <u>I²C[™] Overview</u>

This section provides an overview of the Inter-Integrated Circuit (I^2C) bus, with Section 11.5 discussing the operation of the SSP module in I^2C mode.

The I²C bus is a two-wire serial interface developed by the Philips[®] Corporation. The original specification, or standard mode, was for data transfers of up to 100 Kbps. The enhanced specification (fast mode) is also supported. This device will communicate with both standard and fast mode devices if attached to the same bus. The clock will determine the data rate.

The l^2C interface employs a comprehensive protocol to ensure reliable transmission and reception of data. When transmitting data, one device is the "master" which initiates transfer on the bus and generates the clock signals to permit that transfer, while the other device(s) acts as the "slave." All portions of the slave protocol are implemented in the SSP module's hardware, except general call support, while portions of the master protocol need to be addressed in the PIC16CXX software. Table 11-3 defines some of the l^2C bus terminology. For additional information on the l^2C interface specification, refer to the Philips document "*The l²C bus and how to use it.*"#939839340011, which can be obtained from the Philips Corporation.

In the I²C interface protocol each device has an address. When a master wishes to initiate a data transfer, it first transmits the address of the device that it wishes to "talk" to. All devices "listen" to see if this is their address. Within this address, a bit specifies if the master wishes to read-from/write-to the slave device. The master and slave are always in opposite modes (transmitter/receiver) of operation during a data transfer. That is they can be thought of as operating in either of these two relations:

- · Master-transmitter and Slave-receiver
- Slave-transmitter and Master-receiver

Term Description Transmitter The device that sends the data to the bus. Receiver The device that receives the data from the bus. Master The device which initiates the transfer, generates the clock and terminates the transfer. Slave The device addressed by a master. Multi-master More than one master device in a system. These masters can attempt to control the bus at the same time without corrupting the message. Arbitration Procedure that ensures that only one of the master devices will control the bus. This ensure that the transfer data does not get corrupted. Synchronization Procedure where the clock signals of two or more devices are synchronized.

TABLE 11-3: I²C BUS TERMINOLOGY


In both cases the master generates the clock signal.

The output stages of the clock (SCL) and data (SDA) lines must have an open-drain or open-collector in order to perform the wired-AND function of the bus. External pull-up resistors are used to ensure a high level when no device is pulling the line down. The number of devices that may be attached to the I^2C bus is limited only by the maximum bus loading specification of 400 pF.

11.4.1 INITIATING AND TERMINATING DATA TRANSFER

During times of no data transfer (idle time), both the clock line (SCL) and the data line (SDA) are pulled high through the external pull-up resistors. The START and STOP conditions determine the start and stop of data transmission. The START condition is defined as a high to low transition of the SDA when the SCL is high. The STOP condition is defined as a low to high transition of the SDA when the SCL is high. The START and STOP conditions for starting and terminating data transfer. Due to the definition of the START and STOP conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.

FIGURE 11-14: START AND STOP CONDITIONS



^{© 1997} Microchip Technology Inc.

11.4.2 ADDRESSING I²C DEVICES

PIC16C6X

There are two address formats. The simplest is the 7-bit address format with a R/\overline{W} bit (Figure 11-15). The more complex is the 10-bit address with a R/\overline{W} bit (Figure 11-16). For 10-bit address format, two bytes must be transmitted with the first five bits specifying this to be a 10-bit address.








FIGURE 11-16: I²C 10-BIT ADDRESS FORMAT



11.4.3 TRANSFER ACKNOWLEDGE

All data must be transmitted per byte, with no limit to the number of bytes transmitted per data transfer. After each byte, the slave-receiver generates an acknowledge bit (\overline{ACK}) (Figure 11-17). When a slave-receiver doesn't acknowledge the slave address or received data, the master must abort the transfer. The slave must leave SDA high so that the master can generate the STOP condition (Figure 11-14).

FIGURE 11-17: SLAVE-RECEIVER ACKNOWLEDGE



If the master is receiving the data (master-receiver), it generates an acknowledge signal for each received byte of data, except for the last byte. To signal the end of data to the slave-transmitter, the master does not generate an acknowledge (not acknowledge). The slave then releases the SDA line so the master can generate the STOP condition. The master can also generate the STOP condition during the acknowledge pulse for valid termination of data transfer.

If the slave needs to delay the transmission of the next byte, holding the SCL line low will force the master into a wait state. Data transfer continues when the slave releases the SCL line. This allows the slave to move the received data or fetch the data it needs to transfer before allowing the clock to start. This wait state technique can also be implemented at the bit level, Figure 11-18. The slave will inherently stretch the clock, when it is a transmitter, but will not when it is a receiver. The slave will have to clear the SSPCON<4> bit to enable clock stretching when it is a receiver.




FIGURE 11-18: DATA TRANSFER WAIT STATE

SCL is high), but occurs after a data transfer acknowledge pulse (not the bus-free state). This allows a mas-

ter to send "commands" to the slave and then receive

the requested information or to address a different

slave device. This sequence is shown in Figure 11-21.

Figure 11-19 and Figure 11-20 show Master-transmitter and Master-receiver data transfer sequences.

When a master does not wish to relinquish the bus (by generating a STOP condition), a repeated START condition (Sr) must be generated. This condition is identical to the start condition (SDA goes high-to-low while

FIGURE 11-19: MASTER-TRANSMITTER SEQUENCE

For 7-bit address: For 10-bit address: SSIave Address R/W A1 Slave Address A2 S Slave Address R/W A Data Data A/Ā Ρ First 7 bits Second byte '0' (write) -data transferred (write) (n bytes - acknowledge) A master transmitter addresses a slave receiver with a 7-bit address. The transfer direction is not changed. Data A/A P Data A A = acknowledge (SDA low) A = not acknowledge (SDA high) From master to slave S = Start Condition A master transmitter addresses a slave receiver From slave to master P = Stop Condition with a 10-bit address.

FIGURE 11-20: MASTER-RECEIVER SEQUENCE





FIGURE 11-21: COMBINED FORMAT



© 1997 Microchip Technology Inc.

11.4.4 MULTI-MASTER


PIC16C6X

The l^2 C protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

11.4.4.1 ARBITRATION

Arbitration takes place on the SDA line, while the SCL line is high. The master which transmits a high when the other master transmits a low loses arbitration (Figure 11-22), and turns off its data output stage. A master which lost arbitration can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

FIGURE 11-22: MULTI-MASTER ARBITRATION (TWO MASTERS)



Masters that also incorporate the slave function, and have lost arbitration must immediately switch over to slave-receiver mode. This is because the winning master-transmitter may be addressing it.

Arbitration is not allowed between:


- A repeated START condition
- · A STOP condition and a data bit
- A repeated START condition and a STOP condition

Care needs to be taken to ensure that these conditions do not occur.

11.2.4.2 Clock Synchronization

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high waitstate, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCL line high time is determined by the device with the shortest high period, Figure 11-23.






11.5 <u>SSP I²C Operation</u>

The SSP module in I²C mode fully implements all slave functions, except general call support, and provides interrupts on start and stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing. Two pins are used for data transfer. These are the RC3/SCK/ SCL pin, which is the clock (SCL), and the RC4/SDI/ SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSP-CON<5>).

FIGURE 11-24: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for I^2C operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with start and stop bit interrupts enabled
- I²C Slave mode (10-bit address), with start and stop bit interrupts enabled
- I²C Firmware controlled Master Mode, slave is idle

Selection of any I^2C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer. The SSPSTAT register is read only.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user first needs to write the high byte of the address (1111 $0 \ A9 \ A8 \ 0$). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

11.5.1 SLAVE MODE

PIC16C6X

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 11-4 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification as well as the requirement of the SSP module is shown in timing parameter #100 and parameter #101.

11.5.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The

address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave (Figure 11-16). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

Status Bits as Data Transfer is Received				Set bit SSPIF	
BF	SSPOV	$SSPSR \to SSPBUF$	Generate ACK Pulse	(SSP Interrupt occurs if enabled)	
0	0	Yes	Yes	Yes	
1	0	No	No	Yes	
1	1	No	No	Yes	
0	1	No	No	Yes	

TABLE 11-4: DATA TRANSFER RECEIVED BYTE ACTIONS

11.5.1.2 RECEPTION

When the R/ \overline{W} bit of the address byte is clear and an address match occurs, the R/ \overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set. An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

FIGURE 11-25: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)

$\begin{array}{c} & \text{Receiving Address} R/\overline{W}=0 \text{Receiving Data} \overrightarrow{ACK} \text{Receiving Data} \overrightarrow{ACK} \text{Receiving Data} \overrightarrow{ACK} \overrightarrow{ACK} $	
SSPIF (PIR1<3>) Cleared in software BF (SSPSTAT<0>) SSPBUF register is read	Bus Master terminates transfer
SSPOV (SSPCON<6>) Bit SSPOV is set because the SSPBUF register is still full.	

PIC16C6X

11.5.1.3 TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSP-BUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 11-26). An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the $\overline{\text{ACK}}$ pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not $\overline{\text{ACK}}$), then the data transfer is complete. When the $\overline{\text{ACK}}$ is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the START bit. If the SDA line was low ($\overline{\text{ACK}}$), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.




FIGURE 11-26: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)

11.5.2 MASTER MODE

Master mode of operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I^2C bus may be taken when the P bit is set, or the bus is idle and both the S and P bits are clear.

In master mode the SCL and SDA lines are manipulated by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received

Master mode of operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011) or with the slave active. When both master and slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

11.5.3 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchrono	us Serial	Port Rece	eive Buffe	r/Transmi	t Register			xxxx xxxx	uuuu uuuu
93h	SSPADD	Synchrono	us Serial	Port (I ² C I	mode) Ac	ldress Re	gister			0000 0000	0000 0000
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP ⁽³⁾	CKE ⁽³⁾	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
87h	TRISC	PORTC Data Direction register								1111 1111	1111 1111

TABLE 11-5: REGISTERS ASSOCIATED WITH I²C OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in SPI mode.

Note 1: PSPIF and PSPIE are reserved on the PIC16C66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

3: The SMP and CKE bits are implemented on the PIC16C66/67 only. All other PIC16C6X devices have these two bits unimplemented, read as '0'.

FIGURE 11-27: OPERATION OF THE I²C MODULE IN IDLE_MODE, RCV_MODE OR XMIT_MODE

IDLE_MODE (7-bit):						
if (Addr_match)		{	Set interrupt;			
			if $(R/\overline{W} = 1)$	{	Send $\overline{ACK} = 0;$	
					set XMIT_MODE;	
				}		
		١	else if $(R/\overline{W} = 0)$	J) set RC	CV_MODE;	
RCV_MODE:		J				
if ((SSPBUF=Full) OR ((SSPOV = 1	1))				
•	SSPOV;					
_	not acknowl	edge;				
}						
•	nsfer SSPSI d ACK = 0;	R → 331	SOF,			
}	a / tort = 0,					
Receive 8-bits in SSPS	R;					
Set interrupt;						
XMIT_MODE:						
While ((SSPBUF = Emp	pty) AND (C	CKP=0))	Hold SCL Low;			
Send byte; Set interrupt;						
if $(\overline{\text{ACK}} \text{ Received} = 1)$		{	End of transmi	ssion:		
		t	Go back to IDL		E;	
		}		_		
else if (ACK Received	= 0) Go ba	ack to XI	MIT_MODE;			
IDLE_MODE (10-Bit):						
If (High_byte_addr_mat						
	interrupt;		H = FALSE;			
		Full) OR	((SSPOV = 1))			
	{	Set SS				
		Do not	acknowledge;			
	}					
else	{	Set UA				
			$\overline{CK} = 0;$	ال(اممغمار)		
		Clear U	SSPADD not up	idaled) n	IOID SCL IOW,	
			e Low_addr_byt	e;		
		Set inte	-			
		Set UA	= 1;			
		If (Low_	_byte_addr_mat			
					_MATCH = TRUE;	
				$\overline{ACK} = 0;$	D not updated) Hold SCL low;	
				JA = 0;	The updated The OCE low,	
				CV_MOD)F·	
			}		_,	
	}		,			
}	,					
, else if (High_byte_addr	match AN	D (R/W	= 1)			
	RIOR_ADD					
t in th	{ {	send A				
	ι		IT_MODE;			
	}	SEL VIA				
		лтоц и				
else PRIOR_			ALOE,			
}						

12.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

FIGURE 12-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0	
CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit,
								read as '0'
h:+ 7.		alı Cauraa						- n =Value at POR reset
bit 7:	CSRC: Clo		Select bit					
	Asynchrone Don't care	ous mode						
	Synchrono							
	1 = Master 0 = Slave n					G)		
bit 6:	TX9 : 9-bit 7							
	1 = Selects 0 = Selects							
bit 5:	TXEN: Tran							
	1 = Transm							
	0 = Transm Note: SREI		verrides TX	EN in SYI	NC mode.			
bit 4:	SYNC: US	ART Mode	Select bit					
	1 = Synchr 0 = Asynch							
bit 3:	Unimplem							
bit 3: bit 2:	BRGH: Hig			it				
511 2.	Asynchrone			it.				
	1 = High sp							
	Note:							eed mode (BRGH = 1) may
								t BRGH = 0. If you desire a e errata for additional infor-
			use the Pl					
	0 = Low sp							
	Synchrono Unused in							
bit 1:	TRMT: Trar		Register St	atus bit				
	1 = TSR en 0 = TSR fu							
bit 0:	TX9D : 9th		mit data. Ca	an be pari	ty bit.			

^{© 1997} Microchip Technology Inc.

FIGURE 12-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0 SPEN	R/W-0 RX9	R/W-0 SREN	R/W-0 CREN	U-0	R-0 FERR	R-0 OERR	R-x RX9D	R = Readable bit
bit7							bitO	 W = Writable bit W = Unimplemented bit, read as '0' - n = Value at POR reset x = unknown
bit 7:	SPEN : Seri (Configures 1 = Serial p 0 = Serial p	s RC7/RX/I	DT and RC d	:6/TX/CK p	oins as seri	al port pins	s when bits	TRISC<7:6> are set)
bit 6:	RX9 : 9-bit F 1 = Selects 0 = Selects	9-bit rece	otion					
bit 5:	SREN: Sing	gle Receive	e Enable bi	t				
	Asynchrone Don't care	<u>ous mode</u>						
	$\frac{Synchronof}{1 = Enables}$ $0 = Disables$ This bit is c	s single reo s single re	ceive ceive	is comple	ete.			
	Synchrono Unused in t		<u>slave</u>					
bit 4:	CREN: Cor	ntinuous Re	eceive Ena	ble bit				
	$\frac{\text{Asynchrono}}{1 = \text{Enables}}$ $0 = \text{Disable}$	s continuou						
	$\frac{\text{Synchronor}}{1 = \text{Enables}}$ $0 = \text{Disable}$	s continuou		until enabl	e bit CREN	l is cleared	(CREN ov	errides SREN)
bit 3:	Unimplem	ented: Rea	ad as '0'					
bit 2:	FERR: Fran 1 = Framing 0 = No fran	g error (Ca		ed by read	ling RCRE	G register	and receive	e next valid byte)
bit 1:	OERR : Over 1 = Overrun 0 = No over	n error (Ca		ed by clear	ing bit CRI	EN)		
bit 0:	RX9D : 9th	hit of rocci	ad data (C	on he ner	ity (hit)			

12.1 USART Baud Rate Generator (BRG)

A	aliaah		evices
AP	piicap	ie De	evices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode bit BRGH is ignored. Table 12-1 shows the formula for computation of the baud rate for different USART modes which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 12-1. From this, the error in baud rate can be determined.

Example 12-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 BRGH = 0 SYNC = 0

EXAMPLE 12-1: CALCULATING BAUD RATE ERROR

9600 = 1	6000000 /(64 (X + 1))
----------	-----------------------

 $X = \lfloor 25.042 \rfloor = 25$

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

Error = <u>(Calculated Baud Rate - Desired Baud Rate)</u> Desired Baud Rate

= (9615 - 9600) / 9600

= 0.16%

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Note: For the PIC16C63/R63/65/65A/R65 the asynchronous high speed mode (BRGH = 1) may experience a high rate of receive errors. It is recommended that BRGH = 0. If you desire a higher baud rate than BRGH = 0 can support, refer to the device errata for additional information or use the PIC16C66/67.

Writing a new value to the SPBRG register, causes the BRG timer to be reset (or cleared), this ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

TABLE 12-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	N/A

X = value in SPBRG (0 to 255)

TABLE 12-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010	
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x	
99h	SPBRG	Baud Rat	te Genera		0000 0000	0000 0000						

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

TABLE 12-3: BAUD RATES FOR SYNCHRONOUS MODE

BAUD	FOSC = 20 MHz		SPBRG	16 MHz		SPBRG	10 MHz		SPBRG	7.15909	MHz	SPBRG
RATE (K)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.766	+1.73	255	9.622	+0.23	185
19.2	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92
76.8	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22
96	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18
300	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	298.3	-0.57	5
500	500	0	9	500	0	7	500	0	4	NA	-	-
HIGH	5000	-	0	4000	-	0	2500	-	0	1789.8	-	0
LOW	19.53	-	255	15.625	-	255	9.766	-	255	6.991	-	255

	Fosc =	5.0688 MI	Ηz	4 MHz			3.579545 MHz			1 MHz			32.768 kHz		
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	0.303	+1.14	26
1.2	NA	-	-	NA	-	-	NA	-	-	1.202	+0.16	207	1.170	-2.48	6
2.4	NA	-	-	NA	-	-	NA	-	-	2.404	+0.16	103	NA	-	-
9.6	9.6	0	131	9.615	+0.16	103	9.622	+0.23	92	9.615	+0.16	25	NA	-	-
19.2	19.2	0	65	19.231	+0.16	51	19.04	-0.83	46	19.24	+0.16	12	NA	-	-
76.8	79.2	+3.13	15	76.923	+0.16	12	74.57	-2.90	11	83.34	+8.51	2	NA	-	-
96	97.48	+1.54	12	1000	+4.17	9	99.43	+3.57	8	NA	-	-	NA	-	-
300	316.8	+5.60	3	NA	-	-	298.3	-0.57	2	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	1267	-	0	100	-	0	894.9	-	0	250	-	0	8.192	-	0
LOW	4.950	-	255	3.906	-	255	3.496	-	255	0.9766	-	255	0.032	-	255

TABLE 12-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	FOSC = 20 MHz		SPBRG	16 MHz		SPBRG	10 MHz		SPBRG	7.15909 MHz		SPBRG
RATE		%	value		%	value		%	value		%	value
(K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129	1.203	+0.23	92
2.4	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64	2.380	-0.83	46
9.6	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15	9.322	-2.90	11
19.2	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5
76.8	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1	NA	-	-
96	104.2	+8.51	2	NA	-	-	NA	-	-	NA	-	-
300	312.5	+4.17	0	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	312.5	-	0	250	-	0	156.3	-	0	111.9	-	0
LOW	1.221	-	255	0.977	-	255	0.6104	-	255	0.437	-	255

	Fosc =	5.0688 MI	Hz	4 MHz			3.57954	5 MHz		1 MHz			32.768 k	Hz	
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.31	+3.13	255	0.3005	-0.17	207	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.202	+1.67	51	1.190	-0.83	46	1.202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.404	+1.67	25	2.432	+1.32	22	2.232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	NA	-	-	9.322	-2.90	5	NA	-	-	NA	-	-
19.2	19.8	+3.13	3	NA	-	-	18.64	-2.90	2	NA	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	-	-	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	79.2	-	0	62.500	-	0	55.93	-	0	15.63	-	0	0.512	-	0
LOW	0.3094	-	255	3.906	-	255	0.2185	-	255	0.0610	-	255	0.0020	-	255

BAUD RATE (K)	Fosc = 2 KBAUD	20 MHz % ERROR	SPBRG value (decimal)	16 MHz KBAUD	% ERROR	SPBRG value	10 MHz KBAUD	% ERROR	SPBRG value (decimal)	7.16 MH KBAUD	z % ERROR	SPBRG value (decimal)
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	9.520	-0.83	46
19.2	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	19.454	+1.32	22
38.4	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	37.286	-2.90	11
57.6	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	55.930	-2.90	7
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.51	4	111.860	-2.90	3
250	250	0	4	250	0	3	NA	-	-	NA	-	-
625	625	0	1	NA	-	-	625	0	0	NA	-	-
1250	1250	0	0	NA	-	-	NA	-	-	NA	-	-

TABLE 12-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	Fosc = 5	6.068 MHz	SPBRG	4 MHz		SPBRG	3.579 Mł	Ηz	SPBRG	1 MHz		SPBRG	32.768 k	кНz	SPBRG
RATE (K)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
9.6	9.6	0	32	NA	-	-	9.727	+1.32	22	8.928	-6.99	6	NA	-	-
19.2	18.645	-2.94	16	1.202	+0.17	207	18.643	-2.90	11	20.833	+8.51	2	NA	-	-
38.4	39.6	+3.12	7	2.403	+0.13	103	37.286	-2.90	5	31.25	-18.61	1	NA	-	-
57.6	52.8	-8.33	5	9.615	+0.16	25	55.930	-2.90	3	62.5	+8.51	0	NA	-	-
115.2	105.6	-8.33	2	19.231	+0.16	12	111.860	-2.90	1	NA	-	-	NA	-	-
250	NA	-	-	NA	-	-	223.721	-10.51	0	NA	-	-	NA	-	-
625	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1250	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-

Note: For the PIC16C63/R63/65/65A/R65 the asynchronous high speed mode (BRGH = 1) may experience a high rate of receive errors. It is recommended that BRGH = 0. If you desire a higher baud rate than BRGH = 0 can support, refer to the device errata for additional information or use the PIC16C66/67.

12.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin. If bit BRGH (TXSTA<2>) is clear (i.e., at the low baud rates), the sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 12-3). If bit BRGH is set (i.e., at the high baud rates), the sampling is done on the 3 clock edges preceding the second rising edge after the first falling edge of a x4 clock (Figure 12-4 and Figure 12-5).

FIGURE 12-3: RX PIN SAMPLING SCHEME (BRGH = 0) PIC16C63/R63/65/65A/R65)




FIGURE 12-4: RX PIN SAMPLING SCHEME (BRGH = 1) (PIC16C63/R63/65/65A/R65)




FIGURE 12-5: RX PIN SAMPLING SCHEME (BRGH = 1) (PIC16C63/R63/65/65A/R65)




FIGURE 12-6: RX	PIN SAMPLING SCHEME (BRGH = 0 OR = 1) (PIC16C66/67)
RX	Start bit Bit0
(RC7/RX/DT pin) baud CLK	Baud CLK for all but start bit
x16 CLK	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	Samples

12.2 USART Asynchronous Mode

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

In this mode, the USART uses standard nonreturn-tozero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

12.2.1 USART ASYNCHRONOUS TRANSMITTER


The USART transmitter block diagram is shown in Figure 12-7. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY) the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt is enabled/dis-

abled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data
	memory so it is not available to the user.
Note 2:	Flag bit TXIF is set when enable bit TXEN
	is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 12-7). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR register resulting in an empty TXREG register. A back-to-back transfer is thus possible (Figure 12-9). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit maybe loaded in the TSR register.



Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, then set bit BRGH. (Section 12.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

FIGURE 12-8: ASYNCHRONOUS MASTER TRANSMISSION




FIGURE 12-9: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 12-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	ansmit Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Registe	ər					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission.

Note 1: PSPIF and PSPIE are reserved on the PIC16C63/R63/66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

^{© 1997} Microchip Technology Inc.

12.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 12-10. The data comes in the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is double buffered register, i.e., it is a two deep FIFO. It is

FIGURE 12-10: USART RECEIVE BLOCK DIAGRAM

possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR register will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, so it is essential to clear overrun bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a stop bit is detected as clear. Error bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will load bits RX9D and FERR with new values. Therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.





FIGURE 12-11: ASYNCHRONOUS RECEPTION



Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 12.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting enable bit CREN.

- Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Genera	tor Registe	er					0000 0000	0000 0000

TABLE 12-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

Note 1: PSPIE and PSPIF are reserved on the PIC16C63/R63/66, always maintain these bits clear.

2: PIE1<6> and PIR1<6> are reserved, always maintain these bits clear.

12.3 USART Synchronous Master Mode

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

In Synchronous Master mode the data is transmitted in a half-duplex manner i.e., transmission and reception do not occur at the same time. When transmitting data the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition enable bit SPEN (RCSTA<7>) is set in order to configure the RC6 and RC7 I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

12.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 12-7. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR register is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG register is empty and interrupt flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the status of enable bit TXIE and cannot be cleared in software. It will clear only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR register is not mapped in data memory so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 12-12). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN (Figure 12-13). This is advantageous when slow baud rates are selected, since the BRG is kept in reset when bits TXEN, CREN, and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG register. Back-to-back transfers are possible.

Clearing enable bit TXEN, during a transmission, will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hi-impedance. If, during a transmission, either bit CREN or bit SREN is set the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic however, is not reset although it is disconnected from the pins. In order to reset the transmitter, the user has to clear enable bit TXEN. If enable bit SREN is set (to interrupt an on going transmission and receive a single word), then after the single word is received, enable bit SREN will be cleared, and the serial port will revert back to transmitting since enable bit TXEN is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, enable bit TXEN should be cleared.

In order to select 9-bit transmission, bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR register was empty and the TXREG register was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 12.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	ansmit Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Regist	ter					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Synchronous Master Transmission. Note 1: PSPIE and PSPIF are reserved on the PIC16C63/R63/66, always maintain these bits clear.

2: PIE1<6> and PIR1<6> are reserved, always maintain these bits clear.

FIGURE 12-12: SYNCHRONOUS TRANSMISSION





FIGURE 12-13: SYNCHRONOUS TRANSMISSION THROUGH TXEN



12.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous Mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) bit or enable bit CREN (RCSTA<4>). Data is sampled on the DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until bit CREN is cleared. If both the bits are set then bit CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit, OERR (RCSTA<1>) is set. The word in the RSR register will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun error bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will load bit RX9D with a new value. Therefore it is essential for the user to read the RCSTA register before reading the RCREG register in order not to lose the old RX9D bit information.

Steps to follow when setting up Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 12.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- If a single reception is required, set enable bit SREN. For continuous reception set enable bit CREN.
- 7. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing enable bit CREN.

	20. 1										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Regis	ter					0000 0000	0000 0000

 TABLE 12-9:
 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Synchronous Master Reception.

Note 1: PSPIF and PSPIE are reserved on the PIC16C63/R63/66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.




FIGURE 12-14: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

© 1997 Microchip Technology Inc.

12.4 USART Synchronous Slave Mode

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Synchronous Slave Mode differs from Master Mode in the fact that the shift clock is supplied externally at the CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

12.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN, and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

12.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical except in the case of the SLEEP mode. Also, enable bit SREN is a don't care in slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN, and clearing bit CSRC.
- 2. If interrupts are desired, then set enable bit RCIE.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing enable bit CREN.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	ansmit R	egister				•		0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	tor Registe	er					0000 0000	0000 0000

TABLE 12-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

Note 1: PSPIF and PSPIE are reserved on the PIC16C63/R63/66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

TABLE 12-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Re	gister					•	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Regist	ter	•				0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Synchronous Slave Reception.

Note 1: PSPIF and PSPIE are reserved on the PIC16C63/R63/66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

© 1997 Microchip Technology Inc.

NOTES:

13.0 SPECIAL FEATURES OF THE CPU

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

What sets a microcontroller apart from other processors are special circuits to deal with the needs of realtime applications. The PIC16CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP mode
- Code protection
- ID locations
- In-circuit serial programming

The PIC16CXX has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

13.1 Configuration Bits

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

FIGURE 13-1: CONFIGURATION WORD FOR PIC16C61

— - bit13	- -	_	-	—	-	_	—	CP0	PWRTE	WDTE	FOSC1	FOSC0 bit0	Register: Address	CONFIG 2007h
	Unimpler	nented	Read	as '1'								bito		
bit 4:	CP0 : Cod 1 = Code 0 = All me	protecti	on off		d, but ()0h - 3F	⁻ h is wr	itable						
oit 3:	PWRTE : F 1 = Power 0 = Power	-up Tim	ner ena	bled	e bit									
bit 2:	WDTE : W 1 = WDT 0 = WDT	enabled	Í	Enable	bit									
bit 1-0:	FOSC1:F 11 = RC o 10 = HS o 01 = XT o 00 = LP o	oscillato oscillato oscillato	r r	or Sele	ction bi	ts								

FIGURE 13-2: CONFIGURATION WORD FOR PIC16C62/64/65

bit13		_	_	—	_	_	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0 bit0	Register: Address	CONFIG 2007h
	Unimplen	nented	Reada	as '1'								bito		
bit 5-4:	CP1:CP0 : Code Protection bits 11 = Code protection off 10 = Upper half of program memory code protected 01 = Upper 3/4th of program memory code protected 00 = All memory is code protected													
bit 3:	PWRTE : Power-up Timer Enable bit 1 = Power-up Timer enabled 0 = Power-up Timer disabled													
bit 2:	WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled													
bit 1-0:	FOSC1:F 11 = RC c 10 = HS c 01 = XT c 00 = LP c	oscillato oscillato oscillato	r r r	or Seleo	ction bi	ts								

FIGURE 13-3: CONFIGURATION WORD FOR PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67

CP1	CP0	CP1	CP0	CP1	CP0	_	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1		Register: Address	CONFIG 2007h
bit13 bit 13-8 bit 5:4	11	= Code	e protec	ction off	F		ode prote	ected					bit0	Address	20071
	 10 = Upper half of program memory code protected 01 = Upper 3/4th of program memory code protected 00 = All memory is code protected 														
bit 7:	Un	implen	nented	Read	as '1'										
bit 6:	 BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = Brown-out Reset enabled 0 = Brown-out Reset disabled 														
bit 3:	 PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = Power-up Timer disabled 0 = Power-up Timer enabled 														
bit 2:	1 =	WDT e	atchdog enabled disableg	I	Enable	bit									
bit 1-0:	11 10 01	= RC c = HS c = XT o	OSCO: oscillato oscillato oscillato scillato	r r r	or Sele	ction t	pits								
Note 1		0					Illy enable d anytime		•		,	0	ss of the	value of bit F	WRTE.
~		of the (•											

13.2 Oscillator Configurations

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

13.2.1 OSCILLATOR TYPES

The PIC16CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor
- 13.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In LP, XT, or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 13-4). The PIC16CXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in LP, XT, or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 13-5).

FIGURE 13-4: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)




FIGURE 13-5: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 13-1:CERAMIC RESONATORSPIC16C61

Ranges Tested:

Italiyes ie	Kanges lesteu.							
Mode	Freq	OSC1	OSC2					
XT	455 kHz	47 - 100 pF	47 - 100 pF					
	2.0 MHz	15 - 68 pF	15 - 68 pF					
	4.0 MHz	15 - 68 pF	15 - 68 pF					
HS	8.0 MHz	15 - 68 pF	15 - 68 pF					
	16.0 MHz	10 - 47 pF						
These values are for design guidance only. See notes at bottom of page.								
Resonator	s Used:							
455 kHz	Panasonic EF	D-A455K04B	± 0.3%					
2.0 MHz	Murata Erie CS	SA2.00MG	± 0.5%					
4.0 MHz	Murata Erie CS	SA4.00MG	± 0.5%					
8.0 MHz	Murata Erie CSA8.00MT ± 0.5%							
16.0 MHz	Murata Erie CSA16.00MX ± 0.5%							
All reso	nators used did r	not have built-in	capacitors.					

TABLE 13-2: CERAMIC RESONATORS PIC16C62/62A/R62/63/R63/64/ 64A/R64/65/65A/R65/66/67

Ranges Te	Ranges Tested:							
Mode	Freq	OSC1	OSC2					
XT	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF					
HS	8.0 MHz 16.0 MHz	10 - 68 pF 10 - 22 pF	10 - 68 pF 10 - 22 pF					
note	These values are for design guidance only. See notes at bottom of page. Resonators Used:							
455 kHz	Panasonic E	FO-A455K04B	± 0.3%					
2.0 MHz	Murata Erie (CSA2.00MG	± 0.5%					
4.0 MHz	Murata Erie	CSA4.00MG	± 0.5%					
8.0 MHz	Murata Erie CSA8.00MT ± 0.5%							
16.0 MHz	Murata Erie	Murata Erie CSA16.00MX ± 0.5%						
All reso	onators used did	d not have built-in	capacitors.					

TABLE 13-3:CAPACITOR SELECTION
FOR CRYSTAL OSCILLATOR
FOR PIC16C61

Mode	Freq	OSC1	OSC2					
LP	32 kHz	33 - 68 pF	33 - 68 pF					
	200 kHz	15 - 47 pF	15 - 47 pF					
XT	100 kHz	47 - 100 pF	47 - 100 pF					
	500 kHz	20 - 68 pF	20 - 68 pF					
	1 MHz	15 - 68 pF	15 - 68 pF					
	2 MHz	15 - 47 pF	15 - 47 pF					
	4 MHz	15 - 33 pF	15 - 33 pF					
HS	8 MHz	15 - 47 pF	15 - 47 pF					
	20 MHz	15 - 47 pF	15 - 47 pF					
	These values are for design guidance only. See							
no	tes at bottom o	f page.						

TABLE 13-4: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR FOR PIC16C62/62A/R62/63/ R63/64/64A/R64/65/65A/R65/ 66/67

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2			
LP	32 kHz	33 pF	33 pF			
	200 kHz	15 pF	15 pF			
XT	200 kHz	47-68 pF	47-68 pF			
	1 MHz	15 pF	15 pF			
	4 MHz	15 pF	15 pF			
HS	4 MHz	15 pF	15 pF			
	8 MHz	15-33 pF	15-33 pF			
	20 MHz	15-33 pF	15-33 pF			
	se values are at bottom of	for design guidanc page.	e only. See			
	Crys	stals Used				
32 kHz	Epson C-00	01R32.768K-A	± 20 PPM			
200 kHz	STD XTL 2	00.000KHz	± 20 PPM			
1 MHz	ECS ECS-	ECS ECS-10-13-1 ± 50 PPM				
4 MHz	ECS ECS-4	40-20-1	± 50 PPM			

EPSON CA-301 8.000M-C

EPSON CA-301 20.000M-C

Note 1: Recommended values of C1 and C2 are identical to the ranges tested Table 13-1 and Table 13-2.

2: Higher capacitance increases the stability of oscillator but also increases the start-up time.

3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

8 MHz

20 MHz

4: Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification.

± 30 PPM

 \pm 30 PPM

13.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 13-6 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 13-6: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 13-7 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.





13.2.4 RC OSCILLATOR

For timing insensitive applications the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 13-8 shows how the RC combination is connected to the PIC16CXX. For Rext values below 2.2 k Ω , the oscillator operation may become unstable or stop completely. For very high Rext values (e.g. 1 M\Omega), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See characterization data for desired device for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characterization data for desired device for variation of oscillator frequency due to VDD for given Rext/ Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-5 for waveform).

FIGURE 13-8: RC OSCILLATOR MODE



© 1997 Microchip Technology Inc.

13.3 <u>Reset</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The PIC16CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (normal operation)
- Brown-out Reset (BOR) Not on PIC16C61/62/ 64/65

Some registers are not affected in any reset condition, their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on $\overline{\text{MCLR}}$ or WDT Reset, on $\overline{\text{MCLR}}$ reset during SLEEP, and on Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation.


The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in Table 13-7, Table 13-8, and Table 13-9. These bits are used in software to determine the nature of the reset. See Table 13-12 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 13-9.

On the PIC16C62A/R62/63/R63/64A/R64/65A/R65/ 66/67, the $\overline{\text{MCLR}}$ reset path has a noise filter to detect and ignore small pulses. See parameter #34 for pulse width specifications.

It should be noted that a WDT Reset does not drive the $\overline{\text{MCLR}}$ pin low.

FIGURE 13-9: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



13.4 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT), Oscillator Start-up</u> <u>Timer (OST) and Brown-out Reset</u> (BOR)

Ap	Applicable Devices												
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67

13.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the $\overline{\text{MCLR}/\text{VPP}}$ pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the startup conditions.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*."

13.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

13.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

13.4.4 BROWN-OUT RESET (BOR)

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V (parameter D005 in Electrical Specification section) for greater than parameter #34 (see Electrical Specification section), the brown-out situation will reset the chip. A reset may not occur if VDD falls below 4.0V for less than parameter #34. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in RESET an additional 72 ms. If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms time delay. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 13-10 shows typical brown-out situations.




FIGURE 13-10: BROWN-OUT SITUATIONS

© 1997 Microchip Technology Inc.

13.4.5 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First a PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode, with the PWRT disabled, there will be no time-out at all. Figure 13-11, Figure 13-12, and Figure 13-13 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if the $\overline{\text{MCLR}}/\text{VPP}$ pin is kept low long enough, the time-outs will expire. Then bringing the $\overline{\text{MCLR}}/\text{VPP}$ pin high will begin execution immediately (Figure 13-14). This is useful for testing purposes or to synchronize more than one PIC16CXX device operating in parallel.

Table 13-10 and Table 13-11 show the reset conditions for some special function registers, while Table 13-12 shows the reset conditions for all the registers.

13.4.6 POWER CONTROL/STATUS REGISTER (PCON)

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Power Control/Status Register, PCON has up to two bits, depending upon the device. Bit0 is not implemented on the PIC16C62/64/65.

Bit0 is $\overline{\text{BOR}}$ (Brown-out Reset Status bit). $\overline{\text{BOR}}$ is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if $\overline{\text{BOR}}$ cleared, indicating that a brown-out has occurred. The $\overline{\text{BOR}}$ status bit is a "Don't Care" and is not necessarily predictable if the Brown-out Reset circuitry is disabled (by clearing bit BODEN in the Configuration Word).

Bit1 is $\overline{\text{POR}}$ (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 13-5: TIME-OUT IN VARIOUS SITUATIONS, PIC16C61/62/64/65

Oscillator Configuration	Powe	Wake-up from SLEEP	
	PWRTE = 1	PWRTE = 0	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024 Tosc
RC	72 ms	_	_

TABLE 13-6: TIME-OUT IN VARIOUS SITUATIONS, PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67

Oscillator Configuration	Power	-up	Drawn aut	Wake up from	
	PWRTE = 0	PWRTE = 1	Brown-out	SLEEP	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024 Tosc	
RC	72 ms		72 ms	_	

TABLE 13-7: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C61

TO	PD	
1	1	Power-on Reset or MCLR reset during normal operation
0	1	WDT Reset
0	0	WDT Wake-up
1	0	MCLR reset during SLEEP or interrupt wake-up from SLEEP

TABLE 13-8: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C62/64/65

POR	TO	PD		
0	1	1	Power-on Reset	
0	0	x	Illegal, TO is set on a Power-on Reset	
0	x	0	Illegal, PD is set on a Power-on Reset	
1	0	1	WDT Reset	
1	0	0	WDT Wake-up	
1	u	u	MCLR reset during normal operation	
1	1	0	MCLR reset during SLEEP or interrupt wake-up from SLEEP	

Legend: x = unknown, u = unchanged

•	TABLE 13-9				NIFICANCE FOR 64/65A/R65/66/67
	POR	BOR	TO	PD	

POR	BOR	то	PD	
0	x	1	1	Power-on Reset
0	x	0	x	Illegal, TO is set on a Power-on Reset
0	x	x	0	Illegal, PD is set on a Power-on Reset
1	0	x	x	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR reset during normal operation
1	1	1	0	MCLR reset during SLEEP or interrupt wake-up from SLEEP

Legend: x = unknown, u = unchanged

TABLE 13-10: RESET CONDITION FOR SPECIAL REGISTERS ON PIC16C61/62/64/65

	Program Counter	STATUS	PCON ⁽²⁾
Power-on Reset	000h	0001 1xxx	0-
MCLR reset during normal operation	000h	000u uuuu	u-
MCLR reset during SLEEP	000h	0001 Ouuu	u-
WDT Reset	000h	0000 luuu	u-
WDT Wake-up	PC + 1	uuu0 Ouuu	u-
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul Ouuu	u-

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

2: The PCON register is not implemented on the PIC16C61.

TABLE 13-11: RESET CONDITION FOR SPECIAL REGISTERS ON PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67

	Program Counter	STATUS	PCON
Power-on Reset	000h	0001 1xxx	0x
MCLR reset during normal operation	000h	000u uuuu	uu
MCLR reset during SLEEP	000h	0001 Ouuu	uu
WDT Reset	000h	0000 luuu	uu
Brown-out Reset	000h	0001 luuu	u0
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

TABLE 13-12: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register						Appli	cab	le De	vices	5					Power-or Browr Res	n-out	MCLR Res – normal o – SLEEP WDT Rese	•	Wake-up via interrupt or WDT Wake-u	p
W	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսս	
INDF	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	N//	A	N	I/A	N/A	
TMR0	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսս	
PCL	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	000	0h	00	00h	PC + 1(2))
STATUS	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0001	lxxx	000q	quuu (3)	uuuq quuu	(3)
FSR	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսս	
	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	x	xxxx	u	uuuu	u uuuu	ı
PORTA	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xx	xxxx	uu	uuuu	uu uuuu	ı
PORTB	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսս	ı
PORTC	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսս	ı
PORTD	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսս	
PORTE	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67		-xxx		-uuu	uuu	ı
PCLATH	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0	0000	0	0000	u uuuu	
INTCON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	000x	0000	000u	uuuu uuuu	(1)
PIR1	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	00	0000	00	0000	uu uuuu	(1)
	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	0000	0000	0000	uuuu uuuu	(1)
PIR2	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67		0		0	u	(2)
TMR1L	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսս	ı
TMR1H	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսս	ı
T1CON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	00	0000	uu	uuuu	uu uuuu	ı
TMR2	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	0000	0000	0000	սսսս սսսս	ı
T2CON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	-000	0000	-000	0000	-uuu uuuu	ı
SSPBUF	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսս	ı
SSPCON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	0000	0000	0000	սսսս սսսս	ı
CCPR1L	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսւ	ı
CCPR1H	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսւ	ı
CCP1CON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	00	0000	00	0000	uu uuuu	ı
RCSTA	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	-00x	0000	-00x	uuuu -uuu	ı
TXREG	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	0000	0000	0000	սսսս սսսւ	
RCREG	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	0000	0000	0000	սսսս սսսւ	
CCPR2L	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսւ	ı
CCPR2H	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx	xxxx	uuuu	uuuu	սսսս սսսւ	
CCP2CON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	0000	0000	0000	սսսս սսսս	ı
OPTION	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	1111	1111	1111	1111	սսսս սսսւ	ı
TRISA						R63						R65			1	1111	1	1111	u uuuu	1
						R63				-					11	1111	11	1111	uu uuuu	1
TRISB	61	62	62A	R62	63	R63	64	64A	R64				66		1111	1111	1111	1111	սսսս սսսս	ı

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0', q = value depends on condition.

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

3: See Table 13-10 and Table 13-11 for reset value for specific conditions.

Register		Applicable Devices											Power-o Brown Res	n-out	MCLR Reset during: – normal operation – SLEEP WDT Reset	Wake-up via interrupt or WDT Wake-up		
TRISC	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	1111	1111	1111 1111	uuuu uuuu
TRISD	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	1111	1111	1111 1111	uuuu uuuu
TRISE	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	-111	0000 -111	uuuu -uuu
PIE1	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	00	0000	00 0000	uu uuuu
	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	0000	0000 0000	uuuu uuuu
PIE2	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67		0	0	u
DOON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67		0u	uu	uu
PCON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67		0-	u-	u-
PR2	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	1111	1111	1111 1111	1111 1111
SSPADD	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	0000	0000 0000	uuuu uuuu
SSPSTAT	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	00	0000	00 0000	uu uuuu
TXSTA	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	-010	0000 -010	uuuu -uuu
SPBRG	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000	0000	0000 0000	uuuu uuuu

TABLE 13-12: INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0', <math>q = value depends on condition.

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

3: See Table 13-10 and Table 13-11 for reset value for specific conditions.

© 1997 Microchip Technology Inc.




FIGURE 13-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1

FIGURE 13-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 13-13: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)






FIGURE 13-14: EXTERNAL POWER-ON **RESET CIRCUIT (FOR SLOW** VDD POWER-UP)




- only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that voltage drop across R does not violate the devices electrical specifications.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrostatic Overstress (EOS).

FIGURE 13-15: EXTERNAL BROWN-OUT **PROTECTION CIRCUIT 1**



- Note 1: This circuit will activate reset when VDD goes below (Vz + 0.7V) where Vz = Zenervoltage.
 - 2: Internal brown-out detection on the PIC16C62A/R62/63/R63/64A/R64/65A/ R65/66/67 should be disabled when using this circuit.
 - 3: Resistors should be adjusted for the characteristics of the transistors.

FIGURE 13-16: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



$$V_{\text{DD}} \bullet \frac{\text{R1}}{\text{R1} + \text{R2}} = 0.7\text{V}$$

- 2: Internal brown-out detection on the PIC16C62A/R62/63/R63/64A/R64/65A/ R65/66/67 should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistors.

13.5 Interrupts

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The PIC16C6X family has up to 11 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set regard-
	less of the status of their corresponding
	mask bit or global enable bit, GIE.

Global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register. GIE is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enable interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flag bits are contained in the INTCON register.

The peripheral interrupt flag bits are contained in special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2 and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, bit GIE is cleared to disable any further interrupts, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the RB0/INT pin or RB port change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 13-19). The latency is the same for one or two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

- Note: For the PIC16C61/62/64/65, if an interrupt occurs while the Global Interrupt Enable bit, GIE is being cleared, bit GIE may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:
 - 1. An instruction clears the GIE bit while an interrupt is acknowledged
 - 2. The program branches to the Interrupt vector and executes the Interrupt Service Routine.
 - The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.
 - 4. Perform the following to ensure that interrupts are globally disabled.

LOOP	BCF II	NTCON,GIE	;Disable Global
			;Interrupt bit
	BTFSC	INTCON,GIE	;Global Interrupt
			;Disabled?
	GOTO	LOOP	;NO, try again
	:		;Yes, continue
			;with program flow

FIGURE 13-17: INTERRUPT LOGIC FOR PIC16C61





FIGURE 13-18: INTERRUPT LOGIC FOR PIC16C6X



Device	IUIF	INTE	KDIF	PSPIF	RCIF		33715	CUPTIF			CCPZIF
PIC16C62	Yes	Yes	Yes	-	-	-	Yes	Yes	Yes	Yes	-
PIC16C62A	Yes	Yes	Yes	-	-	-	Yes	Yes	Yes	Yes	-
PIC16CR62	Yes	Yes	Yes	-	-	-	Yes	Yes	Yes	Yes	-
PIC16C63	Yes	Yes	Yes	-	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16CR63	Yes	Yes	Yes	-	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C64	Yes	Yes	Yes	Yes	-	-	Yes	Yes	Yes	Yes	-
PIC16C64A	Yes	Yes	Yes	Yes	-	-	Yes	Yes	Yes	Yes	-
PIC16C64	Yes	Yes	Yes	Yes	-	-	Yes	Yes	Yes	Yes	-
PIC16C65	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C65A	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16CR65	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C66	Yes	Yes	Yes	-	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C67	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

13.5.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if edge select bit INTEDG (OPTION<6>) is set, or falling, if bit INTEDG is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake the processor from SLEEP, if enable bit INTE was set prior to going into SLEEP. The status of global enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 13.8 for details on SLEEP mode.

13.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 7.0).

13.5.3 PORTB INTERRUPT ON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>) (Section 5.2).

Note: For the PIC16C61/62/64/65, if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then flag bit RBIF may not get set.




FIGURE 13-19: INT PIN INTERRUPT TIMING

13.6 Context Saving During Interrupts

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 13-1 stores and restores the STATUS and W registers. Example 13-2 stores and restores the STATUS, W, and PCLATH registers (Devices with paged program memory). For all PIC16C6X devices with greater than 1K of program memory (all devices except PIC16C61), the register, W_TEMP, must be

defined in all banks and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1, 0x120 in bank 2, and 0x1A0 in bank 3).

The examples:

- a) Stores the W register
- b) Stores the STATUS register in bank 0
- c) Stores PCLATH
- d) Executes ISR code
- e) Restores PCLATH
- f) Restores STATUS register (and bank select bit)
- g) Restores W register

EXAMPLE 13-1: SAVING STATUS AND W REGISTERS IN RAM (PIC16C61)

MOVWF	W_TEMP	;Copy W to TEMP register, could be bank one or zero
SWAPF	STATUS,W	;Swap status to be saved into W
MOVWF :	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:(ISR) :		
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W ;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

EXAMPLE 13-2: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM (ALL OTHER PIC16C6X DEVICES)

MOVWF	W_TEMP	;Copy W to TEMP register, could be bank one or zero
SWAPF	STATUS,W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
MOVF	PCLATH, W	;Only required if using pages 1, 2 and/or 3
MOVWF	PCLATH_TEMP	;Save PCLATH into W
CLRF	PCLATH	;Page zero, regardless of current page
BCF	STATUS, IRP	;Return to Bank 0
MOVF	FSR, W	;Copy FSR to W
MOVWF	FSR_TEMP	;Copy FSR from W to FSR_TEMP
:(ISR)		
:		
MOVF	PCLATH_TEMP, W	;Restore PCLATH
MOVWF	PCLATH	;Move W into PCLATH
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

13.7 <u>Watchdog Timer (WDT)</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/ CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device reset. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (WDT Wake-up). The WDT can be permanently disabled by clearing configuration bit WDTE (Section 13.1).

13.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be

FIGURE 13-20: WATCHDOG TIMER BLOCK DIAGRAM

assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a WDT time-out.

13.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.




FIGURE 13-21: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BODEN ⁽¹⁾	CP1	CP0	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0
81h,181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 13-1, Figure 13-2, and Figure 13-3 for details of these bits for the specific device.

13.8 Power-down Mode (SLEEP)

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, status bit PD (STATUS<3>) is cleared, status bit TO (STATUS<4>) is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or VSS, ensure no external circuitry is drawing current from the I/O pin, and disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The $\overline{\text{MCLR}}/\text{VPP}$ pin must be at a logic high level (VIHMC).

13.8.1 WAKE-UP FROM SLEEP

The device can wake from SLEEP through one of the following events:

- 1. External reset input on $\overline{\text{MCLR}}/\text{VPP}$ pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from RB0/INT pin, RB port change, or some peripheral interrupts.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. SSP (Start/Stop) bit detect interrupt.
- 3. SSP transmit or receive in slave mode (SPI/I²C).
- 4. CCP capture mode interrupt.
- 5. Parallel Slave Port read or write.
- 6. USART TX or RX (synchronous slave mode).

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the sLEEP instruction after the instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

13.8.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the \overline{TO} bit will be set and the \overline{PD} bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1	; Q1 Q2 Q3 Q4	, Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKOUT(4)	\	Tost(2)		\/		\/
INT pin	1 1 1		1	1 1		
INTF flag (INTCON<1>)			1 1 1	Interrupt Latency (Note 2)		
GIE bit (INTCON<7>)		Processor in SLEEP	· · ·			
INSTRUCTION FLOW		1	1			1
PC Y PC	X PC+1	PC+2	PC+2	X PC+2	X 0004h	X 0005h
Instruction $\begin{cases} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	Inst(PC + 1)		Inst(PC + 2)	1 1 1 1	Inst(0004h)	Inst(0005h)
Instruction { Inst(PC - 1)	SLEEP		Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)

FIGURE 13-22: WAKE-UP FROM SLEEP THROUGH INTERRUPT

Note 1: XT, HS or LP oscillator mode assumed.

2: TOST = 1024TOSC (drawing not to scale) This delay will not be there for RC osc mode.

3: GIE = '1' assumed. In this case after wake-up, the processor jumps to the interrupt routine.

If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

13.9 Program Verification/Code Protection

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note:	Microchip does not recommend code pro-
	tecting windowed devices.

13.10 ID Locations

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID

For ROM devices, these values are submitted along with the ROM code.

13.11 In-Circuit Serial Programming

Applicable Devices


location are used.

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The PIC16CXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. The device is placed into a program/verify mode by holding pins RB6 and RB7 low while raising the $\overline{\text{MCLR}}$ (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device in program/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

FIGURE 13-23: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



14.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 14-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 14-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 14-1: OPCODE FIELD DESCRIPTIONS

Field	Description				
f	Register file address (0x00 to 0x7F)				
W	Working register (accumulator)				
b	Bit address within an 8-bit file register				
k	Literal field, constant data or label				
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.				
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$				
label	Label name				
TOS	Top of Stack				
PC	Program Counter				
PCLATH	Program Counter High Latch				
GIE	Global Interrupt Enable bit				
WDT	Watchdog Timer/Counter				
TO	Time-out bit				
PD	Power-down bit				
dest	Destination either the W register or the specified register file location				
[]	Options				
()	Contents				
\rightarrow	Assigned to				
<>	Register bit field				
E	In the set of				
italics	User defined term (font is courier)				

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 14-2 lists the instructions recognized by the MPASM assembler.

Figure 14-1 shows the general formats that the instructions can have.


Note:	То	maintain	upward	compatibility	with				
	future PIC16CXX products, do not use the								
	OPI	TION and T	TRIS insti	ructions.					

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 14-1: GENERAL FORMAT FOR INSTRUCTIONS



^{© 1997} Microchip Technology Inc.

TABLE 14-2: PIC16CXX INSTRUCTION SET

Mnemonic, Operands		Description		14-Bit Opcode				Status	Notes			
				MSb			LSb	Affected				
BYTE-ORIENTED FILE REGISTER OPERATIONS												
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2			
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2			
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2			
CLRW	-	Clear W	1	00	0001	0xxx	XXXX	Z				
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2			
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2			
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3			
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2			
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3			
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2			
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2			
MOVWF	f	Move W to f	1	00	0000	lfff	ffff					
NOP	-	No Operation	1	00	0000	0xx0	0000					
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2			
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2			
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2			
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2			
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2			
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS		-								
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2			
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2			
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3			
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3			
LITERAL A	ND CO	NTROL OPERATIONS										
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z				
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z				
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk					
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD				
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk					
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z				
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk					
RETFIE	-	Return from interrupt	2	00	0000	0000	1001					
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk					
RETURN	-	Return from Subroutine	2	00	0000	0000	1000					
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD				
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z				
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z				
		1	1	1					L			

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

14.1 Instruction Descriptions

ADDWF

Syntax:

ADDLW	Add Literal and W					
Syntax:	[<i>label</i>] ADDLW k					
Operands:	$0 \le k \le 25$	5				
Operation:	(W) + k \rightarrow	• (W)				
Status Affected:	C, DC, Z					
Encoding:	11	111x	kkkk	kkkk		
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.					
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read literal 'k'	Process data	Write to W		
Example:	ADDLW	0x15				
	•	V =	0x10			
	After Instr V	uction V =	0x25			

Add W and f

[label] ADDWF

f,d

ANDLW	AND Literal with W				
Syntax:	[<i>label</i>] A	NDLW	k		
Operands:	$0 \le k \le 25$	55			
Operation:	(W) .AND	D. (k) \rightarrow (W)		
Status Affected:	Z				
Encoding:	11	1001	kkkk	kkkk	
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read literal "k"	Process data	Write to W	
Example	ANDLW	0x5F			
	Before In				
	After Inst	W = ruction	0xA3		
		W =	0x03		
ANDWF	AND W v	vith f			
Syntax:	[label] A		f,d		
Operands:	0 ≤ f ≤ 12		1,0		
	$d \in [0,1]$,	
Operation:	(W) .ANE	$0. (f) \rightarrow (c)$	destinatio	n)	
Status Affected:	Z		1000		
Encoding:	00	0101	dfff	ffff	
Description:	AND the V is 0 the re- ter. If 'd' is register 'f'.	sult is stor 1 the res	red in the \	N regis-	
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process data	Write to destination	
	Decode	register			
Example	Decode ANDWF Before In	register 'f' FSR ,	data 1		

Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$				
Operation:	(W) + (f) -	ightarrow (desti	nation)		
Status Affected:	C, DC, Z				
Encoding:	00 0111 dfff ffff				
Description:	Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process data	Write to destination	
Evennle					
Example	ADDWF	FSR,	0		
Example	Before In	struction			
Example	Before In				
Example	Before In After Inst	struction W = FSR =	0x17		

ANDWF	FS	R,	T				
Before Instruction							
	W	=	0x17				
	FSR	=	0xC2				
After Inst	ructi	on					
	W	=	0x17				
	FSR	=	0x02				

BCF	Bit Clear	f				
Syntax:	[<i>label</i>] BC	[<i>label</i>] BCF f,b				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$0 \rightarrow (f < b;$	>)				
Status Affected:	None					
Encoding:	01	01 00bb bfff ffff				
Description:	Bit 'b' in re	gister 'f' is	s cleared.			
Words:	1	1				
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process data	Write register 'f'		
Example	BCF	FLAG_	REG, 7			
Before Instruction FLAG_REG = 0xC7						
	After Instruction					

 $FLAG_REG = 0x47$

	,							
Syntax:	[<i>label</i>] BTFSC f,b							
Operands:	$0 \le f \le 12$ $0 \le b \le 7$	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$						
Operation:	skip if (f) = 0							
Status Affected:	None	None						
Encoding:	01	10bb	bfff	ffff				
Description:	If bit 'b' in register 'f' is '1' then the next instruction is executed. If bit 'b', in register 'f', is '0' then the next instruction is discarded, and a NOP is executed instead, making this a 2Tcy instruction.							
Words:	1							
Cycles:	1(2)							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	Decode Read Proc register 'f' dat		No- Operation				
If Skip:	(2nd Cyc	le)						
	Q1	Q2	Q3	Q4				
	No- Operation	No- Operation	No- Operation	No- Operation				
Example	HERE BTFSC FLAG, 1 FALSE GOTO PROCESS_CODE TRUE • • Before Instruction PC = address HERE After Instruction if FLAG<1> = 0,							

Bit Test, Skip if Clear

BTFSC

BSF	Bit Set f					
Syntax:	[<i>label</i>] BS	SF f,b				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$1 \rightarrow (f < b >)$					
Status Affected:	None					
Encoding:	01 01bb bfff ffff					
Description:	Bit 'b' in register 'f' is set.					
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process data	Write register 'f'		
Example	BSF FLAG_REG, 7 Before Instruction					
	FLAG_REG = 0x0A After Instruction FLAG_REG = 0x8A					

PC = address TRUE

address FALSE

if FLAG<1>=1, PC = addre

DS30234D-page 146

BTFSS	Bit Test f, Skip if Set	CALL	Call Subroutine			
Syntax:	[<i>label</i>] BTFSS f,b	Syntax:	[<i>label</i>] CALL k			
Operands:	$0 \le f \le 127$	Operands:	$0 \le k \le 2047$			
	0 ≤ b < 7	Operation:	(PC)+ 1 \rightarrow TOS,			
Operation:	skip if (f) = 1		$k \rightarrow PC < 10:0>$,			
Status Affected:	None		$(PCLATH{<}4:3{>}) \rightarrow PC{<}12:11{>}$			
Encoding:	01 11bb bfff ffff	Status Affected:	None			
Description:	If bit 'b' in register 'f' is '0' then the next instruction is executed.	Encoding:	10 0kkk kkkk kkkk			
	If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction.	Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of			
Words:	1		the PC are loaded from PCLATH. CALL is a two cycle instruction.			
Cycles:	1(2)	Words:	1			
Q Cycle Activity:	Q1 Q2 Q3 Q4	Cycles:	2			
	Decode Read Process No- register 'f' data Operation	Q Cycle Activity:	Q1 Q2 Q3 Q4			
If Skip:	(2nd Cycle)	1st Cycle	Decode Read Process Write to literal 'k', data PC			
	Q1 Q2 Q3 Q4		Push PC to Stack			
	No-No-No-OperationOperationOperation	2nd Cycle	No-No-No-OperationOperationOperation			
Example	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE	Example	HERE CALL THERE			
	TRUE •		Before Instruction			
	•		PC = Address HERE After Instruction			
	Before Instruction		PC = Address THERE			
	PC = address HERE		TOS = Address HERE+1			
	After Instruction					
	if FLAG<1> = 0, PC = address FALSE					
	if FLAG<1> = 1,					
	PC = address TRUE					

CLRF	Clear f				
Syntax:	[<i>label</i>] Cl	_RF f			
Operands:	$0 \le f \le 12$	7			
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$				
Status Affected:	Z				
Encoding:	00	0001	lfff	ffff	
Description:	The contents of register 'f' are cleared and the Z bit is set.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process data	Write register 'f'	
Example	CLRF	FLAG	G_REG		
	Before Instruction FLAG_REG = 0x5A After Instruction				
		FLAG_REG = Z =			

CLRW	Clear W					
Syntax:	[label]	CLRW				
Operands:	None					
Operation:	$\begin{array}{l} 00h \rightarrow (V \\ 1 \rightarrow Z \end{array}$	V)				
Status Affected:	Z					
Encoding:	00 0001 0xxx xxxx					
Description:	W register set.	is cleared	. Zero bit (Z) is		
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	No- Operation	Process data	Write to W		
Example	CLRW					
	Before Instruction					
	After Inst		0x5A			
			0x00			
		Z =	1			
CLRWDT	Clear Wa	tchdog 1	Timer			
Syntax:	[label]	CLRWD	Γ			
Operands:	None					
Operation:	$00h \rightarrow W$					
	$0 \rightarrow WD$ $1 \rightarrow TO$	F prescale	ər,			
	$1 \rightarrow \overline{PD}$					
Status Affected:	TO, PD					
Encoding:	00	0000	0110	0100		
Description:	dog Timer	struction r . It also res T. Status b	sets the pro	escaler		
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	No- Operation	Process data	Clear WDT Counter		
Example	CLRWDT					
	Before In	struction				
		WDT cour	nter =	?		
	After Inst			000		
		WDT cour WDT pres		0x00 0		
		TO		1		
		PD	=	1		

COMF	Complement f DECFSZ	DECFSZ	Decrement f, Skip if 0			
Syntax:	[<i>label</i>] COMF f,d	Syntax:	[<i>label</i>] DECFSZ f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]			
Operation:	$(\overline{f}) \rightarrow (destination)$	Operation:	(f) - 1 \rightarrow (destination);			
Status Affected:	Z		skip if result = 0			
Encoding:	00 1001 dfff ffff	Status Affected:	None			
Description:	The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.	Encoding: Description:	00 1011 dfff ffff The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed			
Words:	1		back in register 'f'.			
Cycles:	1		If the result is 1, the next instruction, is executed. If the result is 0, then a NOP is			
Q Cycle Activity:	Q1 Q2 Q3 Q4		executed instead making it a 2Tcy instruc- tion.			
	Decode Read Process Write to	Words:	1			
	register data destination	Cycles:	1(2)			
		Q Cycle Activity:	Q1 Q2 Q3 Q4			
Example	COMF REG1,0 Before Instruction		Decode Read register 'f' data Write to			
REG1 = 0x13		If Skip:	(2nd Cycle)			
	After Instruction REG1 = 0x13		Q1 Q2 Q3 Q4			
	$W = 0 \times EC$		No- No- No- No- Operation Operation Operation			
DECF	Decrement f	Fuerrale				
Syntax:	[<i>label</i>] DECF f,d	Example	HERE DECFSZ CNT, 1 GOTO LOOP			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$		CONTINUE • •			
Operation:	(f) - 1 \rightarrow (destination)		Before Instruction			
Status Affected:	Z		PC = address HERE			
Encoding:	00 0011 dfff ffff		After Instruction CNT = CNT - 1			
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.		if CNT = 0, PC = address CONTINUE			
Words:	1		if CNT ≠ 0, PC = address HERE+1			
Cycles:	1					
Q Cycle Activity:	Q1 Q2 Q3 Q4					
,	Decode Read Process Write to data destination					
Example	DECF CNT, 1					
·	Before Instruction CNT = 0x01 Z = 0 After Instruction CNT = 0x00					

GOTO	Unconditional Branch			INCF	Increment f				
Syntax:	[label]	GOTO	k		Syntax:	[<i>label</i>] INCF f,d			
Operands:	$0 \le k \le 20$	047			Operands:	$0 \le f \le 12$	27		
Operation:	$k \to PC <$	10:0>				d ∈ [0,1]			
	PCLATH	$<4:3> \rightarrow 1$	PC<12:11	>	Operation:	(f) + 1 \rightarrow	(f) + 1 \rightarrow (destination)		
Status Affected:	None	None			Status Affected:	Z			
Encoding:	10	1kkk	kkkk	kkkk	Encoding:	0 0	1010	dfff	ffff
Description:	GOTO is ar eleven bit into PC bit PC are loa GOTO is a	immediate ts <10:0>. aded from l	value is lo The upper PCLATH<4	bits of 1:3>.	Description:	The conte mented. If the W reg placed ba	'd' is 0 th ister. If 'd'	e result is is 1 the re	placed in
Words:	1				Words:	1			
Cycles:	2				Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4	Q Cycle Activity:	Q1	Q2	Q3	Q4
1st Cycle	Decode	Read literal 'k'	Process data	Write to PC		Decode	Read register 'f'	Process data	Write to destination
2nd Cycle	No- Operation	No- Operation	No- Operation	No- Operation	Example	INCF	CNT,	1	
Example	GOTO TI After Inst	ruction	Address '	THERE	Liumpie	Before Ir After Inst	struction CNT Z) = 0xFl = 0	
							Z	= 0x00 = 1	J

INCFSZ	Increment f, Skip if 0				
Syntax:	[label] INCFSZ f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0				
Status Affected:	None				
Encoding:	00 1111 dfff ffff				
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead making it a 2Tcy instruction.				
Words:	1				
Cycles:	1(2)				
Q Cycle Activity:	Q1 Q2 Q3 Q4				
	Decode Read register 'f' Process Write to destination				
If Skip:	(2nd Cycle)				
	Q1 Q2 Q3 Q4				
	No- OperationNo- OperationNo- OperationOperationOperation				
Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •				
	Before Instruction PC = address HERE After Instruction CNT = CNT + 1 if CNT= 0, PC = address CONTINUE if CNT \neq 0, PC = address HERE +1				

IORLW	Inclusive	e OR Lite	eral with	w	
Syntax:	[label]	IORLW	k		
Operands:	$0 \le k \le 25$	55			
Operation:	(W) .OR. $k \rightarrow$ (W)				
Status Affected:	Z				
Encoding:	11	1000	kkkk	kkkk	
Description:	The conte OR'ed with result is pl	h the eigh	t bit literal	'k'. The	
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read literal 'k'	Process data	Write to W	
Example	IORLW	0x35			
	Before In				
	After Inst	W =	0x9A		
		W =	0xBF		
		Z =	1		

IORWF	Inclusive OR W with f					
Syntax:	[label]	IORWF	f,d			
Operands:	$0 \le f \le 12$ $d \in [0,1]$.7				
Operation:	(W) .OR.	$(f) \rightarrow (de)$	estination)		
Status Affected:	Z					
Encoding:	00	0100	dfff	ffff		
Description:	Inclusive C ter 'f'. If 'd' W register back in reg	is 0 the re . If 'd' is 1	esult is place	ced in the		
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process data	Write to destination		
Example	IORWF		RESULT,	0		
	Before In	struction RESULT		2		
		W	= 0x10 = 0x91			
	After Inst		0.40	,		
		RESULT W	= 0x13 = 0x93	-		
		Z	= 1	-		

MOVLW	Move Literal to W					
Syntax:	[label]	MOVLW	/ k			
Operands:	$0 \le k \le 25$	55				
Operation:	$k \to (W)$					
Status Affected:	None					
Encoding:	11	00xx	kkkk	kkkk		
Description:	The eight register. Thas 0's.					
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read literal 'k'	Process data	Write to W		
Example	MOVLW					
		W =	0x5A			

Move f			
[label]	MOVF	f,d	
$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \left[0,1\right] \end{array}$.7		
(f) \rightarrow (de	stination)	
Z			
00	1000	dfff	ffff
The contents of register f is moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.			
1			
1			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process data	Write to destination
	ruction W = valu	-	register
	$\begin{bmatrix} abel \\ 0 \le f \le 12 \\ d \in [0,1] \\ (f) \rightarrow (de: Z) \\ \hline 00 \\ \hline The content \\ destination \\ of d. If d = d \\ d = 1, the \\ itself. d = 1 \\ ter since s \\ 1 \\ 1 \\ \hline Q1 \\ \hline Decode \\ \hline MOVF \\ After Inst$	$\begin{bmatrix} label \end{bmatrix} \text{ MOVF} \\ 0 \le f \le 127 \\ d \in [0,1] \\ (f) \rightarrow (destination) \\ Z \\ \hline 00 1000 \\ The contents of regination dependence of d. If d = 0, destination dependence of d. If d = 0, destination itself. d = 1 is useful ter since status flag 1 \\ 1 \\ Q1 Q2 \\ \hline Decode Read register fr \\ MOVF FSR, \\ After Instruction \\ W = value \\ \end{bmatrix}$	$[label] MOVF f,d$ $0 \le f \le 127$ $d \in [0,1]$ $(f) \rightarrow (destination)$ Z $\boxed{00 1000 dfff}$ The contents of register f is medestination dependant upon the destination is W register f is label{eq:started} destination is file register f = 1 is useful to test a free since status flag Z is affect 1 1 $\boxed{Q1 Q2 Q3}$ $\boxed{Decode Read \\ register \\ r' \\ MOVF FSR, 0}$ After Instruction $W = value in FSR = 0$

MOVWF	Move W	to f		
Syntax:	[label]	MOVW	= f	
Operands:	$0 \le f \le 12$	27		
Operation:	$(W) \rightarrow (f)$			
Status Affected:	None			
Encoding:	00	0000	lfff	ffff
Description:	Move data 'f'.	from W r	egister to	register
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write register 'f'
Example	MOVWF	OPTIC	N_REG	
		OPTION W		
		OPTION W	= 0x4F = 0x4F	

NOP	No Operation				
Syntax:	[label]	NOP			
Operands:	None				
Operation:	No opera	ition			
Status Affected:	None				
Encoding:	00	0000	0xx0	0000	
Description:	No operat	ion.			
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	No- Operation	No- Operation	No- Operation	
Example	NOP				

RETFIE	Return from Interrupt				
Syntax:	[label]	RETFIE			
Operands:	None				
Operation:	$\begin{array}{l} TOS \rightarrow F \\ 1 \rightarrow GIE \end{array}$	$TOS \rightarrow PC, 1 \rightarrow GIE$			
Status Affected:	None				
Encoding:	00	0000	0000	1001	
	and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two cycle instruction.				
Words:	1				
Cycles:	2				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
1st Cycle	Decode	No- Operation	Set the GIE bit	Pop from the Stack	
2nd Cycle	No- Operation	No- Operation	No- Operation	No- Operation	
Example	RETFIE				

After Interrupt PC = TOS GIE = 1

OPTION	Load Option Register			
Syntax:	[label] OPTION			
Operands:	None			
Operation:	$(W) \to OPTION$			
Status Affected:	None			
Encoding:	00 0000 0110 0010			
Description: Words: Cycles: Example	The contents of the W register are loaded in the OPTION register. This instruction is supported for code com- patibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it. 1 1			
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.			

© 1997 Microchip Technology Inc.

RETLW	Return v	vith Liter	al in W			RETURN	Return f	rom Sub	routine	
Syntax:	[label]	RETLW	k			Syntax:	[label]	RETUR	N	
Operands:	$0 \le k \le 2$	55				Operands:	None			
Operation:	$k \rightarrow (W);$					Operation:	$TOS\toF$	ъС		
	$TOS \rightarrow F$	с				Status Affected:	None			
Status Affected:	None					Encoding:	00	0000	0000	1000
Encoding:	11	01xx	kkkk	kkkk		Description:			ine. The st	
Description:	The W reg bit literal 'k loaded fro return add	k'. The prog m the top lress). This	gram coun of the stac	ter is k (the		Words:		nto the pro	of the stack ogram cour ction.	
Mordo.	instruction					Cycles:	2			
Words: Cycles:	1 2					Q Cycle Activity:	Q1	Q2	Q3	Q4
Q Cycle Activity:	2 Q1	Q2	Q3	Q4		1st Cycle	Decode	No- Operation	No- Operation	Pop from the Stack
1st Cycle	Decode	Read literal 'k'	No- Operation	Write to W, Pop from the Stack		2nd Cycle	No- Operation	No- Operation	No- Operation	No- Operation
2nd Cycle	No- Operation	No- Operation	No- Operation	No- Operation		Example	RETURN			
					I		After Inte	•		
Example	CALL TABL	;offse	tains tab t value has table					PC =	TOS	
TABLE	ADDWF PC RETLW k1 RETLW k2	;W = 0 ;Begin ;								
	• RETLW kn	; End	of table							
	Before In After Inst	struction W = ruction	0x07 value of kt	3						

RLF	Rotate Left f thr	ough Carry	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RLF	f,d	Syntax:	[<i>label</i>] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$		Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description	below	Operation:	See description below
Status Affected:	С		Status Affected:	С
Encoding:	00 1101	dfff ffff	Encoding:	00 1100 dfff ffff
Description:	•		Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1		Words:	1
Cycles:	1		Cycles:	1
Q Cycle Activity:	Q1 Q2	Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4
	Decode Read register 'f'	Process Write to data destination	n	Decode Read register 'f' Process data destination
Example	RLF RE	G1,0	Example	RRF REG1,0
	Before Instructio REG1 C After Instruction REG1 W C	n = 1110 0110 = 0 = 1110 0110 = 1100 1100		$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$

SLEEP

Syntax:	[label]	SLEEP			
Operands:	None				
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$				
Status Affected:	TO, PD				
Encoding:	00	0000	0110	0011	
Description:	The power-down status bit, \overline{PD} is cleared. Time-out status bit, \overline{TO} is set. Watchdog Timer and its pres- caler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 13.8 for more details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	No- Operation	No- Operation	Go to Sleep	
Example:	SLEEP				

SUBLW	Subtract	W from L	iteral							
Syntax:	[label]	SUBLW	k							
Operands:	$0 \le k \le 255$									
Operation:	k - (W) →	$k \text{ - } (W) \to (W)$								
Status Affected:	C, DC, Z									
Encoding:	11	110x	kkkk	kkkk						
Description:	ment meth	ister is sub od) from th is placed ir	e eight bit	iteral 'k'.						
Words:	1									
Cycles:	1									
Q Cycle Activity:	Q1	Q2	Q3	Q4						
	Decode	Read literal 'k'	Process data	Write to W						
Example 1:	SUBLW	0x02								
	Before In	struction								
		W =	1							
		C = Z =	? ?							
	After Inst	ruction								
		W =	1							
		C = Z =	1; result is 0	positive						
Example 2:	Before In	_	Ū							
		W =	2							
		C = Z =	? ?							
	After Inst	ruction								
		W =	0							
		C = Z =	1; result is 1	s zero						
Example 3:	Before In	struction								
		W = C =	3 ?							
		Z =	?							
	After Inst	ruction								
		W =	0xFF							
		C = Z =	0; result is 0	negative						
			-							

SUBWF	Subtract W	from	f
Syntax:	[label] S	UBWI	F f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$		
Operation:	(f) - (W) \rightarrow (e	destina	ation)
Status Affected:	C, DC, Z		
Encoding:	00 0	010	dfff ffff
Description:	ister from regi	ster 'f'. V regis	ment method) W reg- If 'd' is 0 the result is ter. If 'd' is 1 the in register 'f'.
Words:	1		
Cycles:	1		
Q Cycle Activity:	Q1	Q2	Q3 Q4
		Read gister 'f'	Process Write to destination
Example 1:	SUBWF R	EG1,	1
	Before Instru	uction	
	REG1 W C Z	= = =	3 2 ? ?
	∠ After Instruc		<i>!</i>
	REG1	=	1
	W	=	2
	C Z	=	1; result is positive 0
Example 2:	Eefore Instru	_	0
	REG1	=	2
	W	=	2
	C Z	=	? ?
	After Instruc	tion	
	REG1	=	0
	W	=	2 1: regult in zero
	C Z	=	1; result is zero 1
Example 3:	Before Instru	uction	
	REG1	=	1
	W C	=	2 ?
	z	=	?
	After Instruc	tion	
	REG1	=	0xFF
			0xFF 2 0; result is negative

SWAPF	Swap Ni	bbles in	f					
Syntax:	[<i>label</i>] SWAPF f,d							
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27						
Operation:	```	ightarrow (destin $ ightarrow$ (destin			,,			
Status Affected:	None							
Encoding:	00	1110	dff	f	ffff			
Description:	'f' are excl placed in '	r and lower hanged. If W register. in register	'd' is (If 'd' is) the	result is			
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1	Q2	Q	3	Q4			
	Decode	Read register 'f'	Proce dat		Write to destination			
Example	SWAPF	REG,	0					
	Before Ir	struction						
		REG1	=	0x/	۹5			
	After Inst	truction						
		REG1 W	= =	0xA 0x5				

TRIS	Load TRIS Register								
Syntax:	[<i>label</i>] TRIS f								
Operands:	$5 \le f \le 7$								
Operation:	(W) \rightarrow TRIS register f;								
Status Affected:	None								
Encoding:	00 0000 0110 Offf								
Description:	The instruction is supported for code compatibility with the PIC16C5X prod- ucts. Since TRIS registers are read- able and writable, the user can directly address them.								
Words:	1								
Cycles:	1								
Example									
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.								

XORLW	Exclusive OR Literal with W	XORWF	Exclusive OR W with f
Syntax:	[<i>label</i>] XORLW k	Syntax:	[<i>label</i>] XORWF f,d
Operands:	$0 \le k \le 255$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation: Status Affected: Encoding: Description:	$\begin{array}{c} (W) \ . XOR. \ k \rightarrow (W) \\ \hline Z \\ \hline 11 \ 1010 \ kkkk \ kkkk \\ \hline The contents of the W register are \\ XOR'ed with the eight bit literal 'k'. \\ \hline The result is placed in the W register. \\ \hline \end{array}$	Operation: Status Affected: Encoding: Description:	(W) .XOR. (f) → (destination) Z 00 0110 dfff ffff Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is
Words: Cycles:	1 1 Q1 Q2 Q3 Q4	Words: Cycles:	1 the result is stored back in register 'f'. 1 1
Q Cycle Activity: Example:	Decode Read literal 'k' Process data Write to W XORLW 0xAF	Q Cycle Activity:	Q1Q2Q3Q4DecodeRead register 'f'Process dataWrite to destination
	Before Instruction W = 0xB5 After Instruction W = 0x1A	Example	XORWFREG1Before Instruction $REG = 0xAF$ $W = 0xB5$ After Instruction $REG = 0x1A$ $W = 0xB5$

15.0 DEVELOPMENT SUPPORT

15.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB-SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy logic development system (*fuzzy*TECH[®]–MP)

15.2 <u>PICMASTER: High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12C5XX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLABTM Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

15.3 ICEPIC: Low-cost PIC16CXXX In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT[®] through Pentium[™] based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

15.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXXX, PIC17CXX and PIC14000 devices. It can also set configuration and code-protect bits in this mode.

15.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

15.6 PICDEM-1 Low-Cost PIC16/17 Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

15.7 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

15.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

15.9 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
- source files
 - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

15.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from PICMASTER, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

15.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

15.12 <u>C Compiler (MPLAB-C)</u>

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of micro-controllers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

15.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB[™] demonstration board for hands-on experience with fuzzy logic systems implementation.

15.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

15.15 <u>SEEVAL[®] Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

15.16 <u>TrueGauge[®] Intelligent Battery</u> <u>Management</u>

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

15.17 <u>KEELOQ[®] Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

^{© 1997} Microchip Technology Inc.

882																
HCS200 HCS300 HCS301										7	2					2
24CXX 25CXX 93CXX							7			7		7				
PIC17C75X	Available 3Q97		7	>					7	7						
PIC17C4X	2		7	2	7	7			7	7			2			
PIC16C9XX	2		7	2	7				7	7					7	
PIC16C8X	7	7	7	2	7	7		7	7	7			2			
PIC16C7XX	2	7	7	7	7	7		7	7	7				7		
PIC16C6X	7	7	7	7	7	7		7	7	7				7		
PIC16CXXX	2	7	7	7	7	7			7	7			2			
PIC16C5X	7	7	7	2	7	7		7	7	7			2			
PIC14000	2		7	7	7				7	7						
PIC12C5XX	7	7	7	7	7				7	7						
	PICMASTER [®] / PICMASTER-CE In-Circuit Emulator	ICEPIC Low-Cost In-Circuit Emulator	MPLAB™ Integrated Development Environment	MPLAB™ C Compiler	<i>fuzz</i> yTECH®-MP Explorer/Edition Fuzzy Logic Dev. Tool	MP-DriveWay™ Applications Code Generator	Total Endurance™ Software Model	PICSTART® Lite Ultra Low-Cost Dev. Kit	PICSTART® Plus Low-Cost Universal Dev. Kit	PRO MATE [®] II Universal Programmer	KEELOQ [®] Programmer		PICDEM-1	PICDEM-2	PICDEM-3	KEELOQ [®] Evaluation Kit
	stoubor	F mulator F		slo	oT əıswitoð	8			ammers	Progr			ards	0 B 0	məc	I

TABLE 15-1: DEVELOPMENT TOOLS FROM MICROCHIP

DS30234D-page 162

© 1997 Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

16.0 ELECTRICAL CHARACTERISTICS FOR PIC16C61

Absolute Maximum Ratings †

51	
Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS	-0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +14V
Voltage on RA4 pin with respect to Vss	0V to +14V
Total power dissipation (Note 1)	800 mW
Maximum current out of Vss pin	150 mA
Maximum current into Vod pin	100 mA
Input clamp current, IiK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA	80 mA
Maximum current sourced by PORTA	50 mA
Maximum current sunk by PORTB	150 mA
Maximum current sourced by PORTB	100 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-	Voh) x Ioh} + Σ (Vol x Iol)

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 16-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16C61-04	PIC16C61-20	PIC16LC61-04	JW Devices
RC	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 3.0V to 6.0V	VDD: 4.0V to 6.0V
	IDD: 3.3 mA max. at 5.5V	IDD: 1.8 mA typ. at 5.5V	IDD: 1.4 mA typ. at 3.0V	IDD: 3.3 mA max. at 5.5V
	IPD: 14 μA max. at 4V	IPD: 1.0 μA typ. at 4V	IPD: 0.6 μA typ. at 3V	IPD: 14 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
XT	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 3.0V to 6.0V	VDD: 4.0V to 6.0V
	IDD: 3.3 mA max. at 5.5V	IDD: 1.8 mA typ. at 5.5V	IDD: 1.4 mA typ. at 3.0V	IDD: 3.3 mA max. at 5.5V
	IPD: 14 μA max. at 4V	IPD: 1.0 μA typ. at 4V	IPD: 0.6 μA typ. at 3V	IPD: 14 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V		VDD: 4.5V to 5.5V
	IDD: 13.5 mA typ. at 5.5V	IDD: 30 mA max. at 5.5V	Not recommended for use in	IDD: 30 mA max. at 5.5V
	IPD: 1.0 μA typ. at 4.5V	IPD: 1.0 μA typ. at 4.5V	HS mode	IPD: 1.0 μA typ. at 4.5V
	Freq: 4 MHz max.	Freq: 20 MHz max.		Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V		VDD: 3.0V to 6.0V	VDD: 3.0V to 6.0V
	IDD: 15 μA typ. at 32 kHz,	Not recommended for	IDD: 32 μA max. at 32 kHz,	IDD: 32 μA max. at 32 kHz,
	4.0V	use in LP mode	3.0V	3.0V
	IPD: 0.6 μA typ. at 4.0V		IPD: 9 μA max. at 3.0V	IPD: 9 μA max. at 3.0V
	Freq: 200 kHz max.		Freq: 200 kHz max.	Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

^{© 1997} Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

16.1 PIC16C61-04 (Commercial, Industrial, Extended) DC Characteristics: PIC16C61-20 (Commercial, Industrial, Extended)

		Standa	rd Oper	rating	Condi	tions (I	unless otherwise stated)				
	ACTERISTICS	Operatir	ng temp	erature	e -40	≥ 0°C	TA \leq +125°C for extended,				
	ACTERISTICS	-40°C \leq TA \leq +85°C for industrial and									
				$TA \leq +70^{\circ}C$ for commercial							
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions				
No.											
D001	Supply Voltage	Vdd	4.0	-	6.0	V	XT, RC and LP osc configuration				
D001A			4.5	-	5.5	V	HS osc configuration				
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V					
D003	VDD start voltage to ensure internal Power- on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details				
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details				
D010	Supply Current (Note 2)	IDD	-	1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V (Note 4)				
D013			-	13.5	30	mA	HS osc configuration FOSC = 20 MHz, VDD = 5.5V				
D020	Power-down Current	IPD	-	7	28	μA	VDD = 4.0V, WDT enabled, -40°C to +85°C				
D021	(Note 3)		-	1.0	14	μΑ	VDD = $4.0V$, WDT disabled, $-0^{\circ}C$ to $+70^{\circ}C$				
D021A			-	1.0	16	μA	VDD = $4.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$				
D021B			-	1.0	20	μA	VDD = $4.0V$, WDT disabled, $-40^{\circ}C$ to $+125^{\circ}C$				
* T	hese parameters are chara	acterized	but no	t teste	1						

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only t and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

16.2 DC Characteristics: PIC16LC61-04 (Commercial, Industrial)

			-	-		•	Inless otherwise stated) TA \leq +85°C for industrial and			
DC CHARACTERISTICSOperating temperature $-40^{\circ}C$ $\leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C$ $\leq TA \leq +70^{\circ}C$ for commercial										
Param No.	Characteristic	Sym	Min	Тур†	Мах	Units	Conditions			
D001	Supply Voltage	Vdd	3.0	-	6.0	V	XT, RC, and LP osc configuration			
D002*	RAM Data Retention Volt- age (Note 1)	Vdr	-	1.5	-	V				
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details			
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details			
D010	Supply Current (Note 2)	IDD	-	1.4	2.5	mA	Fosc = 4 MHz, VDD = 3.0V (Note 4)			
D010A			-	15	32	μA	Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc configuration			
D020	Power-down Current	IPD	-	5	20	μΑ	VDD = $3.0V$, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$			
D021	(Note 3)		-	0.6	9	μA	VDD = 3.0V, WDT disabled, 0°C to +70°C			
D021A			-	0.6	12	μA	VDD = $3.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

16.3 DC Characteristics: PIC16C61-04 (Commercial, Industrial, Extended) PIC16C61-20 (Commercial, Industrial, Extended) PIC16LC61-04 (Commercial, Industrial)

			rd Operat		-40°C	≤T/	So otherwise stated) $A \le +125^{\circ}C$ for extended,				
DC CHA	ARACTERISTICS	-40°C ≤ TA ≤ +85°C for industrial a 0°C ≤ TA ≤ +70°C for commercia									
		Operating voltage VDD range as described in DC spec Section 16.1 a Section 16.2.									
Param No.	Characteristic	Sym	Min	Тур†	Мах	Units	Conditions				
	Input Low Voltage										
	I/O ports	VIL									
D030 D030A	with TTL buffer		Vss Vss	-	0.15Vdd 0.8V	V V	For entire VDD range $4.5V \le VDD \le 5.5V$				
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V					
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	V					
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1				
	Input High Voltage										
	I/O ports	VIH		-							
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$				
D040A			0.25VDD + 0.8V	-	Vdd	V	For entire VDD range				
D041	with Schmitt Trigger buffer		0.85Vdd	-	Vdd	V	For entire VDD range				
D042	MCLR		0.85Vdd	-	Vdd	V					
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1				
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V					
D070	PORTB weak pull-up current	IPURB	50	250	† 400	μA	VDD = 5V, VPIN = VSS				
	Input Leakage Current (Notes 2, 3)										
D060	I/O ports	lı∟	-	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi-impedance				
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \leq VPIN \leq VDD$				
D063	OSC1		-	-	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration				
	Output Low Voltage						-				
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C				
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C				
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	lOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C				
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C				

The parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

		Standa	rd Operat	ing Co	onditions	(unles	s otherwise stated)
		Operatir	ng temper	ature			$A \leq +125^{\circ}C$ for extended,
	ARACTERISTICS				-40°C		$A \leq +85^{\circ}C$ for industrial and
					0°C	- • •	$A \leq +70^{\circ}C$ for commercial
		Operatir Section	• •	VDD ra	ange as c	describe	ed in DC spec Section 16.1 and
Param	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
No.	Outward III and Maltana						
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С
D090A			Vdd-0.7	-	-	V	Юн = -2.5 mA, VDD = 4.5V, -40°С to +125°С
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	-	-	V	Юн = -1.3 mA, VDD = 4.5V, -40°С to +85°С
D092A			VDD-0.7	-	-	V	Юн = -1.0 mA, VDD = 4.5V, -40°С to +125°С
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin
	Capacitive Loading Specs on Output Pins						
D100	OSC2 pin	COSC2			15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101	All I/O pins and OSC2 (in RC mode)	Cio			50	pF	

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only t and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timing Parameter Symbology 16.4

The timing parameter symbols have been created following one of the following formats:

0		0	0
1. TppS2p	opS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:		
рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
	ase letters and their meanings:		
S			
F	Fall	P	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st	(I ² C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		
	16-1: LOAD CONDITIONS FOR DEVIC	CE TIMING SP	ECIFICATIONS
	Load condition 1		Load condition 2
	Vdd/2		
	Ŷ		
	RL		
	\geq "		
			$\overline{\mathbf{X}}$
	Pin U	ŀ	
1	*		▼

CL = 50 pF for all pins except OSC2/CLKOUT for OSC2 output . 15 pF

Vss

 $RL = 464\Omega$

Vss

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

16.5 <u>Timing Diagrams and Specifications</u>

FIGURE 16-2: EXTERNAL CLOCK TIMING




TABLE 16-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
	Fosc	External CLKIN Frequency	DC		4	MHz	XT and RC osc mode	
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)	
			DC		20	MHz	HS osc mode (-20)	
			DC	_	200	kHz	LP osc mode	
		Oscillator Frequency	DC	_	4	MHz	RC osc mode	
		(Note 1)	0.1		4	MHz	XT osc mode	
			1	_	4	MHz	HS osc mode (-04)	
			1	_	20	MHz	HS osc mode (-20)	
1	Tosc	Tosc	External CLKIN Period	250	_	—	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)	
			50	_	_	ns	HS osc mode (-20)	
			5	_	_	μs	LP osc mode	
		Oscillator Period	250	—	—	ns	RC osc mode	
		(Note 1)	250	_	10,000	ns	XT osc mode	
			250	_	1,000	ns	HS osc mode (-04)	
			50	—	1,000	ns	HS osc mode (-20)	
			5	_	_	μs	LP osc mode	
2	Тсү	Instruction Cycle Time (Note 1)	1.0	Тсү	DC	μs	TCY = 4/Fosc	
3	TosL,	External Clock in (OSC1) High or	50	_	—	ns	XT oscillator	
	TosH	Low Time	2.5		_	μs	LP oscillator	
			10			ns	HS oscillator	
4	TosR,	External Clock in (OSC1) Rise or	25		_	ns	XT oscillator	
	TosF	Fall Time	50		_	ns	LP oscillator	
			15	_	_	ns	HS oscillator	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 10-3. CLROUT AND I/O HIMING REQUIREMENTS	TABLE 16-3:	CLKOUT AND I/O TIMING REQUIREMENTS
--	-------------	------------------------------------

Parameter No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
10*	TosH2ckL	OSC1 [↑] to CLKOUT↓		—	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	15	30	ns	Note 1
12*	TckR	CLKOUT rise time		—	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		_	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out va	alid	_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKC	DUT ↑	0.25Tcy + 25	_	_	ns	Note 1
16*	TckH2iol	Port in hold after CLKOU	T ↑	0	_	_	ns	Note 1
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid		_	_	80 - 100	ns	
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)		TBD	_		ns	
19*	TioV2osH	Port input valid to OSC1 time)	↑ (I/O in setup	TBD	_		ns	
20*	TioR	Port output rise time	PIC16 C 61	_	10	25	ns	
			PIC16 LC 61	_	_	60	ns	
21*	TioF	Port output fall time	PIC16 C 61	_	10	25	ns	
			PIC16LC61	_	_	60	ns	
22††*	Tinp	RB0/INT pin high or low time		20	_	_	ns	
23††*	Trbp	RB7:RB4 change int high	n or low time	20	_	_	ns	

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

†† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 16-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30*	TmcL	MCLR Pulse Width (low)	200	_	—	ns	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	$VDD = 5V$, $-40^{\circ}C$ to $+125^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_		TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	$VDD = 5V$, $-40^{\circ}C$ to $+125^{\circ}C$
34*	Tioz	I/O Hi-impedance from MCLR Low	_		100	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 16-5: TIMER0 EXTERNAL CLOCK TIMINGS




TABLE 16-5: TIMER0 EXTERNAL CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions	
40*	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20	—	_	-	Must also meet	
			With Prescaler	10	—	—	ns	parameter 42	
41*	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20	—	_	-	Must also meet	
			With Prescaler	10	-	—	ns	parameter 42	
42*	Tt0P	T0CKI Period	No Prescaler	Tcy + 40	—	_		N = prescale value	
			With Prescaler	Greater of: 20 ns or <u>TCY + 40</u> N	_		ns	(2, 4,, 256)	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

17.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C61

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range. **Note:** The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean $+3\sigma$) and (mean -3σ) respectively where σ is standard deviation.

FIGURE 17-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE





ABLE IT-I. RC USUL	LATOR FREQUENCIES					
Cext	Rext	Average Fosc @ 5V, 25°C				
20 pF	4.7k	4.52 MHz	± 17.35%			
	10k	2.47 MHz	± 10.10%			
	100k	290.86 kHz	± 11.90%			
100 pF	3.3k	1.92 MHz	± 9.43%			
	4.7k	1.48 MHz	± 9.83%			
	10k	788.77 kHz	± 10.92%			
	100k	88.11 kHz	± 16.03%			
300 pF	3.3k	726.89 kHz	± 10.97%			
	4.7k	573.95 kHz	± 10.14%			
	10k	307.31 kHz	± 10.43%			
	100k	33.82 kHz	± 11.24%			


 TABLE 17-1:
 RC OSCILLATOR FREQUENCIES

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5V.

^{© 1997} Microchip Technology Inc.







4.0

4.0

4.5

VDD (Volts)

5.0

5.5

6.0

4.5

VDD (Volts)

WATCHDOG TIMER DISABLED 25°C

5.0

R = 3.3k

R = 4.7k

R = 10k

R = 100k

5.5

6.0

Data based on matrix samples. See first page of this section for details.

125°C

85°C


70°C

- 0°C - -40°C - -55°C

6.0


;

5.5





Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67



*IPD, with Watchdog Timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the Watchdog Timer logic which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.











FIGURE 17-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs. Vdd








Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67











Data based on matrix samples. See first page of this section for details.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




FIGURE 17-19: IOH VS. VOH, VDD = 3V







FIGURE 17-20: IOH VS. VOH, VDD = 5V










TABLE 17-2: INPUT CAPACITANCE*

Pin Name	Typical Capacitance (pF)					
	18L PDIP	18L SOIC				
RA port	5.0	4.3				
RB port	5.0	4.3				
MCLR	17.0	17.0				
OSC1/CLKIN	4.0	3.5				
OSC2/CLKOUT	4.3	3.5				
ТОСКІ	3.2	2.8				
*All capacitance values are typical at 25°C. A part taken into account.	to part variation of ±25% (three stan	dard deviations) should be				

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

NOTES:

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

18.0 ELECTRICAL CHARACTERISTICS FOR PIC16C62/64

Absolute Maximum Ratings †

Ambient temperature under bias	
Storage temperature	
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +14V
Voltage on RA4 with respect to Vss	
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE* (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE* (combined)	200 mA
Maximum current sunk by PORTC and PORTD* (combined)	200 mA
Maximum current sourced by PORTC and PORTD* (combined) * PORTD and PORTE not available on the PIC16C62.	200 mA

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL)

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 18-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C62-04 PIC16C64-04	PIC16C62-10 PIC16C64-10	PIC16C62-20 PIC16C64-20	PIC16LC62-04 PIC16LC64-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μ A max. at 4V Freq:4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 µA typ. at 4V Freq:4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 µA typ. at 4V Freq:4 MHz max.	VDD: 3.0V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 13.5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μA max. at 4V Freq:4 MHz max.
ХТ	VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μA max. at 4V Freq:4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq:4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq:4 MHz max.	VDD: 3.0V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 13.5 μA max. at 3.0V Freq: 4 MHz max.	
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq:4 MHz max.	VDD: 4.5V to 5.5V IDD: 15 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 10 MHz max.	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq:200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 3.0V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 13.5 μA max. at 3.0V Freq:200 kHz max.	VDD: 3.0V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD:13.5 μA max. at 3.0V Freq:200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

^{© 1997} Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

18.1 DC Characteristics: PIC16C62/64-04 (Commercial, Industrial) PIC16C62/64-10 (Commercial, Industrial) PIC16C62/64-20 (Commercial, Industrial)

						•	unless otherwise stated) ≤ TA ≤ +85°C for industrial and
	ACTERISTICS	Operatir	ig temp	erature	9 -40 0°0	-	$A = +70^{\circ}C$ for commercial
Param No.	Characteristic	Sym	Min	Тур†	Мах	Units	Conditions
D001 D001A	Supply Voltage	Vdd	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power- on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5.0	mA	XT, RC, osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			-	13.5	30	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V
D020 D021 D021A	Power-down Current (Note 3, 5)	IPD	-	10.5 1.5 1.5	42 21 24	μΑ μΑ μΑ	$VDD = 4.0V$, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$ $VDD = 4.0V$, WDT disabled, $-0^{\circ}C$ to $+70^{\circ}C$ $VDD = 4.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

 $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VbD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

*

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

18.2 DC Characteristics: PIC16LC62/64-04 (Commercial, Industrial)

DC CHARACTERISTICSStandard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C$ $\leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C$ $\leq TA \leq +70^{\circ}C$ for commercial										
Param No.	Characteristic	Sym	Min	Тур†		Units	Conditions			
D001	Supply Voltage	Vdd	3.0	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)			
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V				
D003	VDD start voltage to ensure internal Power- on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details			
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details			
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)			
D010A			-	22.5	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled			
D020	Power-down Current	IPD	-	7.5	30	μΑ	VDD = $3.0V$, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$			
D021	(Note 3, 5)		-	0.9	13.5	μA	VDD = 3.0V, WDT disabled, 0°C to +70°C			
D021A			-	0.9	18	μA	VDD = $3.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

 \overline{MCLR} = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

18.3 DC Characteristics: PIC16C62/64-04 (Commercial, Industrial) PIC16C62/64-10 (Commercial, Industrial) PIC16C62/64-20 (Commercial, Industrial) PIC16LC62/64-04 (Commercial, Industrial)

DC CHA	RACTERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C \leq TA \leq +85°C for industrial and 0° C \leq TA \leq +70°C for commercial									
		Operating voltage VDD range as described in DC spec Section 18.1 and Section 18.2									
Param No.	Characteristic	Sym	Min	Тур †	Мах	Units	Conditions				
	Input Low Voltage										
	I/O ports	VIL									
D030	with TTL buffer		Vss	-	0.15Vdd	V	For entire VDD range				
D030A			Vss	-	0.8V	V	$4.5V \le VDD \le 5.5V$				
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V					
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	V					
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1				
	Input High Voltage										
	I/O ports	Vін									
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$				
D040A			0.25VDD	-	Vdd	V	For entire VDD range				
			+ 0.8V								
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd		For entire VDD range				
D042	MCLR		0.8VDD	-	Vdd	V					
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1				
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V					
D070	PORTB weak pull-up current	I PURB	50	200	400	μA	VDD = 5V, VPIN = VSS				
	Input Leakage Current (Notes 2, 3)					•					
D060	I/O ports	lı∟	-	-	±1	μA	$Vss \le VPIN \le VDD$, Pin at hi-impedance				
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$V_{SS} \le V_{PIN} \le V_{DD}$				
D063	OSC1		-	-	±5	μΑ	Vss \leq VPIN \leq VDD, XT, HS and				
						•	LP osc configuration				
	Output Low Voltage										
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C				
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	lOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C				
	Output High Voltage						-40 0 10 +00 0				
D090	I/O ports (Note 3)	Vон	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С				
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5 V, -40°C to +85°C				
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

DC CHA	Standard Operating Conditions (unless otherwise stated Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industr $0^{\circ}C \le TA \le +70^{\circ}C$ for comme Operating voltage VDD range as described in DC spec Section and Section 18.2						
Param	Characteristic	Sym	Min	Тур	Мах	Units	Conditions
No.				†			
D100	Capacitive Loading Specs on Output Pins OSC2 pin	Cosc ₂	-	_	15	pF	In XT, HS and LP modes
							when external clock is used to drive OSC1.
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF	
D102 * T	SCL, SDA in I ² C mode	Cb	-	-	400	pF	

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

18.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

0	, ,	8	6	
1. TppS2p	S	3. TCC:ST	(I ² C specifications only)	
2. TppS		4. Ts	(I ² C specifications only)	
т				
F	Frequency	Т	Time	
Lowerca	se letters (pp) and their meanings	:		
рр				
СС	CCP1	osc	OSC1	
ck	CLKOUT	rd	RD	
CS	CS	rw	RD or WR	
di	SDI	SC	SCK	
do	SDO	SS	SS	
dt	Data in	tO	TOCKI	
io	I/O port	t1	T1CKI	
mc	MCLR	wr	WR	
Upperca	se letters and their meanings:			
S				
F	Fall	Р	Period	
Н	High	R	Rise	
I	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	
I ² C only				
AA	output access	High	High	
BUF	Bus free	Low	Low	
Tcc:st (I ² C specifications only)			
CC	<i>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</i>			
HD	Hold	SU	Setup	
ST			·	
DAT	DATA input hold	STO	STOP condition	
STA	START condition			
	8-1: LOAD CONDITIONS FO		ECIFICATIONS	
	Load condition 1 VDD/2		Load condition 2	
	Ĭ	_		
	\leq r		\checkmark	



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

18.5 <u>Timing Diagrams and Specifications</u>




TABLE 18-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	—	_	ns	XT and RC osc mode
		(Note 1)	250	—	—	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	—	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	—	1,000	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High	100	—	—	ns	XT oscillator
	TosH	or Low Time	2.5	—	—	μs	LP oscillator
			15	—	—	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	—	_	25	ns	XT oscillator
	TosF	or Fall Time	_	—	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 18-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameters	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓	_	75	200	ns	Note 1	
11*	TosH2ckH	OSC1 [↑] to CLKOUT [↑]		—	75	200	ns	Note 1
12*	TckR	CLKOUT rise time		—	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		—	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT \downarrow to Port out valid		—	_	0.5TCY + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT	↑	Tosc + 200	_	_	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT ↑	0	_	_	ns	Note 1	
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out	—	50	150	ns		
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port	PIC16 C 62/64	100	_	_	ns	
		input invalid (I/O in hold time)	PIC16 LC 62/64	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)		0	_	—	ns	
20*	TioR	Port output rise time	PIC16 C 62/64	_	10	40	ns	
			PIC16 LC 62/64	—	_	80	ns	
21*	TioF	Port output fall time	PIC16 C 62/64	_	10	40	ns	
			PIC16 LC 62/64		_	80	ns	
22††*	Tinp	INT pin high or low time	IT pin high or low time		_	—	ns	
23††*	Trbp	RB7:RB4 change INT high or	low time	Тсү	_	_	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

these parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




FIGURE 18-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP

RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP **TABLE 18-4:** TIMER REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30*	TmcL	MCLR Pulse Width (low)	100	_	_	ns	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	—	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34*	Tioz	I/O Hi-impedance from MCLR Low	—	—	100	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 18-5: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5Tcy + 20	-	_	ns	Must also meet
				With Prescaler	10	_	—	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet
				With Prescaler	10	—	—	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	—	—	ns	
		W		With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	-	_	ns	N = prescale value (2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, F	rescaler = 1	0.5TCY + 20	-	_	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	—	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-	-	ns	
			Asynchronous	PIC16 C 6X	30	—	—	ns	
				PIC16 LC 6X	50	—	—	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, F		0.5TCY + 20	—	—	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	_	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-	-	ns	
			Asynchronous	PIC16 C 6X	30	—	—	ns	
				PIC16 LC 6X	50	—	—	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16 C 6X	<u>Greater of:</u> 30 OR <u>TCY + 40</u> N	-	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16 LC 6X	<u>Greater of:</u> 50 OR <u>TCY + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 C 6X	60	—	—	ns	
				PIC16 LC 6X	100	-	—	ns	
	Ft1	Timer1 oscillator inp (oscillator enabled b		0	DC	-	200	kHz	
48	TCKEZtmr1	Delay from external	clock edge to tir	ner increment	2Tosc	—	7Tosc	-	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 18-6:	CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Parameter No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL CCP1 No Prescaler		0.5TCY + 20	-	_	ns			
		input low time	With Prescaler	PIC16 C 62/64	10	-	_	ns	
				PIC16 LC 62/64	20	_	_	ns	
51*			No Prescaler		0.5TCY + 20	_		ns	
		input high time	With Prescaler	PIC16 C 62/64	10	_	_	ns	
				PIC16 LC 62/64	20	_		ns	
52*	TccP	CCP1 input period			<u>3Tcy + 40</u> N	-		ns	N = prescale value (1,4 or 16)
53	TccR	CCP1 output rise time	9	PIC16 C 62/64	_	10	25	ns	
				PIC16 LC 62/64	_	25	45	ns	
54	54 TccF CCP1 output fall time		PIC16 C 62/64		_	10	25	ns	
				PIC16 LC 62/64	_	25	45	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 18-7: PARALLEL SLAVE PORT TIMING (PIC16C64)





TABLE 18-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C64)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
62	TdtV2wrH	Data in valid before \overline{WR}^{\uparrow} or \overline{CS}	20	_	_	ns		
63*	TwrH2dtl	\overline{WR}^{\uparrow} or \overline{CS}^{\uparrow} to data–in invalid PIC16 C 64		20	—	_	ns	
		(hold time)	PIC16 LC 64	35	—	—	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid	-	_	80	ns		
65	TrdH2dtl	\overline{RD} for \overline{CS} for data-out invalid	10	—	30	ns		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 18-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input	Тсү	_	_	ns	
71	TscH	SCK input high time (slave mode)	Tcy + 20			ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50		_	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	_	_	ns	
75	TdoR	SDO data output rise time	_	10	25	ns	
76	TdoF	SDO data output fall time	_	10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance	10	_	50	ns	
78	TscR	SCK output rise time (master mode)	_	10	25	ns	
79	TscF	SCK output fall time (master mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge			50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





TABLE 18-9: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions	
90	TSU:STA	START condition	100 kHz mode	4700	—	—		Only relevant for repeated START condition	
		Setup time	400 kHz mode	600	—	—	ns		
91	THD:STA	START condition	100 kHz mode	4000	—	—		After this period the first clock	
		Hold time	400 kHz mode	600	—	—	ns	pulse is generated	
92	TSU:STO	STOP condition	100 kHz mode	4700	—	—			
		Setup time	400 kHz mode	600	_	_	ns		
93	THD:STO	STOP condition	100 kHz mode	4000	—	—			
		Hold time	400 kHz mode	600	—	—	ns		






TABLE 18-10: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions	
100	Thigh	Clock high time	100 kHz mode	4.0	_	μs	Device must operate at a min- imum of 1.5 MHz	
			400 kHz mode	0.6	_	μs	Device must operate at a min- imum of 10 MHz	
			SSP Module	1.5Tcy	_			
101	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a min- imum of 1.5 MHz	
			400 kHz mode	1.3	_	μs	Device must operate at a min- imum of 10 MHz	
			SSP Module	1.5Tcy	—			
102	Tr	SDA and SCL rise	100 kHz mode	—	1000	ns		
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF	
103	TF	SDA and SCL fall time	100 kHz mode	—	300	ns		
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF	
90	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated	
		setup time	400 kHz mode	0.6	—	μs	START condition	
91	THD:STA	START condition hold	100 kHz mode	4.0		μs	After this period the first clock	
		time	400 kHz mode	0.6		μs	pulse is generated	
106	THD:DAT	Data input hold time	100 kHz mode	0	—	ns		
			400 kHz mode	0	0.9	μs		
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2	
			400 kHz mode	100	—	ns		
92	TSU:STO	STOP condition setup	100 kHz mode	4.7	—	μs		
		time	400 kHz mode	0.6	—	μs		
109	ΤΑΑ	Output valid from	100 kHz mode	_	3500	ns	Note 1	
		clock	400 kHz mode	—	—	ns		
110	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free	
			400 kHz mode	1.3		μs	before a new transmission can start	
	Cb	Bus capacitive loading		-	400	pF		

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max. + tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

^{© 1997} Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

NOTES:

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

19.0 ELECTRICAL CHARACTERISTICS FOR PIC16C62A/R62/64A/R64

Absolute Maximum Ratings †

-	
Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +14V
Voltage on RA4 with respect to Vss	0V to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, Iık (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Iok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined)	
Maximum current sourced by PORTA, PORTB, and PORTE (combined)	200 mA
Maximum current sunk by PORTC and PORTD (combined)	200 mA
Maximum current sourced by PORTC and PORTD (combined)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-	-VOH) x IOH} + Σ (VOI x IOL)

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - ∑ IOH} + ∑ {(VDD-VOH) x IOH} + ∑(VOI x IOL)
 Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 19-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C62A-04 PIC16CR62-04 PIC16C64A-04 PIC16CR64-04	PIC16C62A-10 PIC16CR62-10 PIC16C64A-10 PIC16CR64-10	PIC16C62A-20 PIC16CR62-20 PIC16C64A-20 PIC16CR64-20	PIC16LC62A-04 PIC16LCR62-04 PIC16LC64A-04 PIC16LCR64-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq:4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq:4 MHz max.
ХТ	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 5 µA max. at 3.0V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max.		VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

^{© 1997} Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

19.1 DC Characteristics: PIC16C62A/R62/64A/R64-04 (Commercial, Industrial, Extended) PIC16C62A/R62/64A/R64-10 (Commercial, Industrial, Extended) PIC16C62A/R62/64A/R64-20 (Commercial, Industrial, Extended)

DC CHA		Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C $\leq TA \leq +125^{\circ}$ C for extended, -40° C $\leq TA \leq +85^{\circ}$ C for industrial and 0° C $\leq TA \leq +70^{\circ}$ C for commercial									
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions				
D001 D001A	Supply Voltage	Vdd	4.0 4.5		6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration				
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V					
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details				
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details				
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN bit in configuration word enabled				
			3.7	4.0	4.4	V	Extended Range Only				
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA	XT, RC, osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)				
D013			-	10	20	mA	HS osc configuration FOSC = 20 MHz, VDD = 5.5V				
D015*	Brown-out Reset Current (Note 6)	Δ Ibor	-	350	425	μA	BOR enabled, VDD = 5.0V				
D020	Power-down Current	IPD	-	10.5	42	μΑ	VDD = 4.0V, WDT enabled, -40° C to $+85^{\circ}$ C				
D021	(Note 3, 5)		-	1.5	16	μA	$VDD = 4.0V$, WDT disabled, $-0^{\circ}C$ to $+70^{\circ}C$				
D021A D021B			-	1.5 2.5	19 19	μΑ μΑ	VDD = $4.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$ VDD = $4.0V$, WDT disabled, $-40^{\circ}C$ to $+125^{\circ}C$				
D023*	Brown-out Reset Current (Note 6)	Δ Ibor	-	350	425	μA	BOR enabled, VDD = 5.0V				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
 MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

19.2 DC Characteristics: PIC16LC62A/R62/64A/R64-04 (Commercial, Industrial)

DC CHA		Standa Operatir	•	-		°C ≤	TA \leq +85°C for industrial and TA \leq +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	Vdd	2.5	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Volt- age (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	Svdd	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN bit in configuration word enabled
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D015*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V
D020	Power-down Current	IPD	-	7.5	30	μΑ	VDD = $3.0V$, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$
D021	(Note 3, 5)		-	0.9	5	μA	VDD = 3.0V, WDT disabled, 0°C to +70°C
D021A			-	0.9	5	μΑ	VDD = $3.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$
D023*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

- $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VbD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

19.3 DC Characteristics: PIC16C62A/R62/64A/R64-04 (Commercial, Industrial, Extended) PIC16C62A/R62/64A/R64-10 (Commercial, Industrial, Extended) PIC16C62A/R62/64A/R64-20 (Commercial, Industrial, Extended) PIC16LC62A/R62/64A/R64-04 (Commercial, Industrial)

		Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C \leq TA \leq +125°C for extended, -40° C \leq TA \leq +85°C for industrial and									
DC CHA	ARACTERISTICS				-40 0°C		TA \leq +85 C for industrial and TA \leq +70°C for commercial				
		Operati	na voltage	VDD			bed in DC spec Section 19.1 and				
		Section			0		·				
Param	Characteristic	Sym	Min	Тур	Мах	Units	Conditions				
No.				†							
	Input Low Voltage										
	I/O ports	VIL									
D030	with TTL buffer		Vss	-	0.15Vdd	V	For entire VDD range				
D030A			Vss	-	0.8V	V	$4.5V \le VDD \le 5.5V$				
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V					
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	V					
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1				
	Input High Voltage										
	I/O ports	VIH		-							
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$				
D040A			0.25VDD	-	Vdd	V	For entire VDD range				
			+ 0.8V								
D041	with Schmitt Trigger buffer		0.8Vdd	-	Vdd	v	For entire VDD range				
D042	MCLR		0.8Vdd	-	Vdd	V					
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1				
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V					
D070	PORTB weak pull-up current	IPURB	50	250	400	μA	VDD = 5V, VPIN = VSS				
	Input Leakage Current (Notes 2, 3)										
D060	I/O ports	lı∟	-	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi-impedance				
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \leq VPIN \leq VDD$				
D063	OSC1		-	-	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP				
						'	osc configuration				
	Output Low Voltage										
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C				
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C				
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C				
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 6	64 R63	4 64A R64	65 65A	R65	66 6	67
------------------------------------	--------	-----------	--------	-----	------	----

			•	-			ess otherwise stated)			
		Operating temperature $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended,								
DC CH	ARACTERISTICS				-40°		TA \leq +85°C for industrial and			
					0°C	_	$TA \leq +70^{\circ}C$ for commercial			
		Operatir Section		VDD	range as	descri	bed in DC spec Section 19.1 and			
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions			
No.				1						
	Output High Voltage									
D090	I/O ports (Note 3)	Vон	Vdd-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С			
D090A			Vdd-0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°С to +125°С			
D092	OSC2/CLKOUT (RC osc config)		Vdd-0.7	-	-	V	Юн = -1.3 mA, VDD = 4.5V, -40°С to +85°С			
D092A			Vdd-0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С			
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin			
	Capacitive Loading Specs on Out- put Pins									
D100	OSC2 pin	Cosc ₂	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.			
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF				
D102	SCL, SDA in I ² C mode	Cb	-	-	400	pF				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67


19.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:		
рр			
CC	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	\overline{RD} or \overline{WR}
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
	ase letters and their meanings:	1	
S			
F	Fall	P	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st ((I ² C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		
FIGURE 1	19-1: LOAD CONDITIONS FOR DEV	/ICE TIMING SP	ECIFICATIONS
	Load condition 1		Load condition 2
	Vdd/2		
			Χ
	\leq RL		
	\leq	Г	"' ↓
	≻ −−−+		Vss

 $RL = 464\Omega$ CL = 50 pFNote 1: PORTD and PORTE are not implemented on the PIC16C62A/R62.

Vss



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

19.5 <u>Timing Diagrams and Specifications</u>




TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency					
		(Note 1)	DC	_	4	MHz	XT and RC osc mode
			DC	—	4	MHz	HS osc mode (-04)
			DC	—	10	MHz	HS osc mode (-10)
			DC	—	20	MHz	HS osc mode (-20)
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1		4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5		200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	—	ns	XT and RC osc mode
		(Note 1)	250		_	ns	HS osc mode (-04)
			100		_	ns	HS osc mode (-10)
			50		_	ns	HS osc mode (-20)
			5		_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250		10,000	ns	XT osc mode
			250		250	ns	HS osc mode (-04)
			100		250	ns	HS osc mode (-10)
			50		250	ns	HS osc mode (-20)
			5		_	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	TCY	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	100	_	—	ns	XT oscillator
	TosH	Low Time	2.5	_		μs	LP oscillator
			15	_		ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	—	_	25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
					15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 19-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameters	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1 [↑] to CLKOUT↓		—	75	200	ns	Note 1
11*	TosH2ckH	OSC1 [↑] to CLKOUT [↑]		—	75	200	ns	Note 1
12*	TckR	CLKOUT rise time		—	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		—	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid		—		0.5TCY + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT 1		Tosc + 200		_	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT 1		0		_	ns	Note 1
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid		—	50	150	ns	
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	PIC16 C 62A/ R62/64A/R64	100	_	_	ns	
			PIC16 LC 62A/ R62/64A/R64	200	—	_	ns	
19*	TioV2osH	Port input valid to OSC1 [↑] (I/O in	setup time)	0		_	ns	
20*	TioR	Port output rise time	PIC16 C 62A/ R62/64A/R64	_	10	40	ns	
			PIC16 LC 62A/ R62/64A/R64	—	_	80	ns	
21*	TioF	Port output fall time	PIC16 C 62A/ R62/64A/R64	—	10	40	ns	
			PIC16 LC 62A/ R62/64A/R64	—	_	80	ns	
22††*	Tinp	RB0/INT pin high or low time		Тсү		_	ns	
23††*	Trbp	RB7:RB4 change int high or low time		Тсү	_	_	ns	

These parameters are characterized but not tested. t

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

These parameters are asynchronous events not related to any internal clock edge. **††**

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




FIGURE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP

FIGURE 19-5: BROWN-OUT RESET TIMING



TABLE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	—	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	—	1024Tosc	—	—	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tıoz	I/O Hi-impedance from MCLR Low or WDT Reset	_	—	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	_	_	μs	$VDD \le BVDD$ (param. D005)

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 19-6: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS





TABLE 19-5:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	---

Param No.	Sym	Characteristic			Min	Typ†	Мах	Units	Conditions
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5Tcy + 20	-	_	ns	Must also meet
				With Prescaler	10	-	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5TCY + 20	-	—	ns	Must also meet
				With Prescaler	10	—	—	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	-	—	ns	
				With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	-	_	ns	N = prescale value (2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, F	Prescaler = 1	0.5TCY + 20	- 1	_	ns	Must also meet
		-	Synchronous,	PIC16 C 6X	15	- 1	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-	—	ns	
		Asynchronous	PIC16 C 6X	30	-	—	ns		
				PIC16 LC 6X	50	-	—	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, F		0.5TCY + 20	—	—	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	—	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-	—	ns	
			Asynchronous	PIC16 C 6X	30	-	—	ns	
				PIC16 LC 6X	50	-	—	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16 C 6X	<u>Greater of:</u> 30 OR <u>TCY + 40</u> N	-	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16 LC 6X	<u>Greater of:</u> 50 OR <u>TCY + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 C 6X	60	-	—	ns	
				PIC16 LC 6X	100	—	—	ns	
	Ft1		or input frequency range bled by setting bit T1OSCEN)		DC	-	200	kHz	
48	TCKEZtmr	1 Delay from external	clock edge to tir	ner increment	2Tosc	1	7Tosc	I	

se parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67



Parameter No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1	No Prescaler		0.5Tcy + 20	_	_	ns	
		input low time	With Prescaler	PIC16 C 62A/R62/ 64A/R64	10	-	_	ns	
				PIC16 LC 62A/R62/ 64A/R64	20	-	_	ns	
51*	TccH	CCP1	No Prescaler		0.5Tcy + 20	-	_	ns	
		input high time	With Prescaler	PIC16 C 62A/R62/ 64A/R64	10	-	_	ns	
				PIC16 LC 62A/R62/ 64A/R64	20	-	—	ns	
52*	TccP	CCP1 input period			<u>3Tcy + 40</u> N	-	_	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 output rise t	ime	PIC16 C 62A/R62/ 64A/R64	_	10	25	ns	
				PIC16 LC 62A/R62/ 64A/R64	_	25	45	ns	
54*	TccF	CCP1 output fall tir	ne	PIC16 C 62A/R62/ 64A/R64	_	10	25	ns	
			PIC16 LC 62A/R62/ 64A/R64	_	25	45	ns		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 19-8: PARALLEL SLAVE PORT TIMING (PIC16C64A/R64)





TABLE 19-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C64A/R64)

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before \overline{WR}^{\uparrow} or \overline{CS}^{\uparrow} (set	up time)	20	_	_	ns	
				25	—	_	ns	Extended Range Only
63*	TwrH2dtl	\overline{WR}^{\uparrow} or \overline{CS}^{\uparrow} to data–in invalid (hold	PIC16 C 64A/R64	20	—	—	ns	
		time)	PIC16 LC 64A/R64	35	—	—	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid		_	_	80	ns	
				—	_	90	ns	Extended Range Only
65*	TrdH2dtl	\overline{RD}^{\uparrow} or \overline{CS}^{\uparrow} to data–out invalid		10		30	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 19-8 :	SPI MODE REQUIREMENTS

Parameter No.			Min	Тур†	Max	Units	Conditions
70*	Тсү	_	_	ns			
71*	TscH	SCK input high time (slave mode)	Tcy + 20	_		ns	
72*	TscL	SCK input low time (slave mode)	TCY + 20		_	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50	_	_	ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	_	_	ns	
75*	TdoR	SDO data output rise time	—	10	25	ns	
76*	TdoF	SDO data output fall time	_	10	25	ns	
77*	TssH2doZ	SS [↑] to SDO output hi-impedance	10	_	50	ns	
78*	TscR	SCK output rise time (master mode)	—	10	25	ns	
79*	TscF	SCK output fall time (master mode)		10	25	ns	
80*	_		50	ns			

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 19-10: I²C BUS START/STOP BITS TIMING




TABLE 19-9: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Мах	Units	Conditions
90*	TSU:STA	START condition	100 kHz mode	4700	—	—	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	—	—		condition
91*	THD:STA	START condition	100 kHz mode	4000	—	—	ns	After this period the first clock pulse is generated
		Hold time	400 kHz mode	600		—	115	
92*	TSU:STO	STOP condition	100 kHz mode	4700	—	—	ns	
		Setup time	400 kHz mode	600	—	—	115	
93*	THD:STO	STOP condition	100 kHz mode	4000	—	—	ns	
		Hold time	400 kHz mode	600	—	—	1 115	

*These parameters are characterized but not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67






TABLE 19-10: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Мах	Units	Conditions
100*	Thigh	Clock high time	100 kHz mode	4.0	_	μs	Device must operate at a min- imum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a min- imum of 10 MHz
			SSP Module	1.5TCY	—		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a min- imum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a min- imum of 10 MHz
			SSP Module	1.5TCY	_		
102*	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	—	μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92*	TSU:STO	STOP condition setup	100 kHz mode	4.7	—	μs	
		time	400 kHz mode	0.6	—	μs	
109*	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	Note 1
		clock	400 kHz mode	—	—	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission can start
	Cb	Bus capacitive loading		—	400	pF	

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

^{© 1997} Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

NOTES:

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

20.0 ELECTRICAL CHARACTERISTICS FOR PIC16C65

Absolute Maximum Ratings †	
Ambient temperature under bias	55°C to +85°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	
Voltage on RA4 with respect to Vss	0V to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into Vod pin	250 mA
Input clamp current, Iık (VI < 0 or VI > VDD)	±20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined)	200 mA
Maximum current sunk by PORTC and PORTD (combined)	200 mA
Maximum current sourced by PORTC and PORTD (combined)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD-	-Voh) x Ioh} + Σ (Vol x Iol)

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 20-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES) AND

osc	PIC16C65-04	PIC16C65-10	PIC16C65-20	PIC16LC65-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 3.8 mA max. at 3V IPD: 800 µA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.
ХТ	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 µA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 3.8 mA max. at 3V IPD: 800 µA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V	VDD: 4.5V to 5.5V IDD: 15 mA max. at 5.5V IPD 1.0 μA typ. at 4.5V	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V
	Freq: 4 MHz max.	Freq: 10 MHz max.	Freq: 20 MHz max.		Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 3.0V to 6.0V IDD: 105 µA max. at 32 kHz, 3.0V IPD: 800 µA max. at 3.0V Freq: 200 kHz max.	VDD: 3.0V to 6.0V IDD: 105 µA max. at 32 kHz, 3.0V IPD: 800 µA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

^{© 1997} Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

20.1 DC Characteristics: PIC16C65-04 (Commercial, Industrial) PIC16C65-10 (Commercial, Industrial) PIC16C65-20 (Commercial, Industrial)

			-	-		•	unless otherwise stated)		
DC CHA	RACTERISTICS	Operating temperature $-40^{\circ}C$ $\leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C$ $\leq TA \leq +70^{\circ}C$ for commercial							
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions		
D001 D001A	Supply Voltage	Vdd	4.0 4.5		6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration		
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V			
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details		
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details		
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)		
D013			-	13.5	30	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V		
D020 D021 D021A	Power-down Current (Note 3, 5)	IPD	- - -	10.5 1.5 1.5	800 800 800	μΑ μΑ μΑ	$VDD = 4.0V, WDT enabled, -40^{\circ}C to +85^{\circ}C$ $VDD = 4.0V, WDT disabled, -0^{\circ}C to +70^{\circ}C$ $VDD = 4.0V, WDT disabled, -40^{\circ}C to +85^{\circ}C$		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VbD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

*

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

20.2 DC Characteristics: PIC16LC65-04 (Commercial, Industrial)

рс сни		Standar Operatir	-	-		°C ≤	Inless otherwise stated) TA \leq +85°C for industrial and TA \leq +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	Vdd	3.0	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	105	μA	LP osc configuration Fosc = 32 kHz, VDD = $4.0V$, WDT disabled
D020	Power-down Current	IPD	-	7.5	800	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C
D021	(Note 3, 5)		-	0.9	800	μA	VDD = $3.0V$, WDT disabled, $0^{\circ}C$ to $+70^{\circ}C$
D021A			-	0.9	800	μA	VDD = $3.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{MCLR} = VDD; WDT enabled/disabled as specified.$

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

20.3 DC Characteristics: PIC16C65-04 (Commercial, Industrial) PIC16C65-10 (Commercial, Industrial) PIC16C65-20 (Commercial, Industrial) PIC16LC65-04 (Commercial, Industrial)

DC CHA	RACTERISTICS	Operatir	ng tempera	ature	-40°C 0°C		ss otherwise stated) A ≤ +85°C for industrial and A ≤ +70°C for commercial
		Operatir Section		Vdd	range as c	describe	ed in DC spec Section 20.1 and
Param No.	Characteristic	Sym	Min	Тур †	Мах	Units	Conditions
	Input Low Voltage						
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.15Vdd	V	For entire VDD range
D030A			Vss	-	0.8V	V	$4.5V \le VDD \le 5.5V$
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V	
D032	MCLR, OSC1(in RC mode)		Vss	-	0.2Vdd	V	
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1
	Input High Voltage						
	I/O ports	Vih		-			
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$
D040A			0.25Vdd	-	Vdd	V	For entire VDD range
			+ 0.8V				
D044	with Ochavitt Triansa hatter		0.01/5-5		\/		
D041	with Schmitt Trigger buffer			-	VDD	v	For entire VDD range
D042				-	Vdd Vdd		Note1
D042A D043	OSC1 (XT, HS and LP) OSC1 (in RC mode)		0.7 Vdd 0.9Vdd	-	VDD VDD		Note I
D043 D070	PORTB weak pull-up current	IPURB	50	- 250		μA	VDD = 5V, VPIN = VSS
0070	Input Leakage Current	IPURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	(Notes 2, 3)						
D060	I/O ports	lı∟	-	-	±1	μA	$Vss \le VPIN \le VDD$, Pin at hi-
							impedance
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \le VPIN \le VDD$
D063	OSC1		-	-	±5	μA	$Vss \le VPIN \le VDD$, XT, HS, and
							LP osc configuration
B a a f	Output Low Voltage					<u>,</u> .	
D080	I/O ports	VOL	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5 V,
Dooo					0.0		-40°C to +85°C
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	Vdd-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	_	-	v	IOH = -1.3 mA, VDD = 4.5 V,
2002							-40°C to +85°C
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

DC CHA	RACTERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C \leq TA \leq +85°C for industrial and 0° C \leq TA \leq +70°C for commercialOperating voltage VDD range as described in DC spec Section 20.1 aSection 20.2							
Param	Characteristic	Characteristic Sym Min Typ Max Units				Conditions			
No.				†					
	Capacitive Loading Specs on Output Pins								
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.		
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF			
D102	SCL, SDA in I ² C mode	Cb	-	-	400	pF			

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only t and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

20.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st ((I ² C specifications only)		
CC	· · · · · · · · · · · · · · · · · · ·		
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		
	20-1: LOAD CONDITIONS FOR DEVI	CE TIMING SP	ECIFICATIONS
	Load condition 1		Load condition 2
	VDD/2		
	V00/2		



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

20.5 <u>Timing Diagrams and Specifications</u>




TABLE 20-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	—	-	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	—	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	50	_	—	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			15	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	—	_	25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 20-3:	CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	istic		Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1 [↑] to CLKOUT↓		_	75	200	ns	Note 1
11*	TosH2ckH	OSC1 [↑] to CLKOUT [↑]	OSC1 [↑] to CLKOUT [↑]			200	ns	Note 1
12*	TckR	CLKOUT rise time	_	35	100	ns	Note 1	
13*	TckF	CLKOUT fall time	_	35	100	ns	Note 1	
14*	TckL2ioV	CLKOUT \downarrow to Port out valid	_	_	0.5TCY + 20	ns	Note 1	
15*	TioV2ckH	Port in valid before CLKOUT ↑	0.25Tcy + 25	_	_	ns	Note 1	
16*	TckH2iol	Port in hold after CLKOUT 1	0	_	_	ns	Note 1	
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out	C1 [↑] (Q1 cycle) to Port out valid			150	ns	
18*	3* TosH2iol OSC1 [↑] (Q2 cycle) to	OSC1 [↑] (Q2 cycle) to Port	PIC16 C 65	100	_	_	ns	
		input invalid (I/O in hold time)	PIC16 LC 65	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC1 [↑] (I/O	in setup time)	0	_	_	ns	
20*	TioR	Port output rise time	PIC16 C 65	_	10	25	ns	
			PIC16 LC 65	_	_	60	ns	
21*	TioF	Port output fall time	PIC16 C 65	_	10	25	ns	
			PIC16 LC 65	_	_	60	ns	
22††*	Tinp	RB0/INT pin high or low time		Тсү	_	_	ns	
23††*	Trbp	RB7:RB4 change int high or lo	w time	Тсү	_	_	ns	

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




FIGURE 20-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP

RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP **TABLE 20-4:** TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30*	TmcL	MCLR Pulse Width (low)	100	—		ns	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	—	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period or WDT reset	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
34	Tioz	I/O Hi-impedance from MCLR Low	—	_	100	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 20-5: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 20-5:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	---

Param No.	Sym	Characteristic			Min	Тур†	Мах	Units	Conditions
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5TCY + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5TCY + 20	-	_	ns	Must also meet
				With Prescaler	10	-		ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	- 1	—	ns	
				With Prescaler	Greater of:	-	_	ns	N = prescale valu
					20 or <u>Tcy + 40</u>				(2, 4,, 256)
					N				
45* Tt1H	Tt1H	T1CKI High Time	Synchronous, F	Prescaler = 1	0.5TCY + 20	—	—	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	—	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-	—	ns	
			Asynchronous	PIC16 C 6X	30	—		ns	
				PIC16 LC 6X	50	- 1	—	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, Prescaler = 1		0.5TCY + 20	—	—	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	—	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-	_	ns	
			Asynchronous	PIC16 C 6X	30	-	—	ns	
				PIC16 LC 6X	50	-	—	ns	1
47*	Tt1P	T1CKI input period	Synchronous	PIC16 C 6X	<u>Greater of:</u> 30 OR <u>TCY + 40</u> N	-		ns	N = prescale valu (1, 2, 4, 8)
				PIC16 LC 6X	<u>Greater of:</u> 50 OR <u>TCY + 40</u> N				N = prescale valu (1, 2, 4, 8)
			Asynchronous	PIC16 C 6X	60	—	—	ns	
				PIC16 LC 6X	100	- 1	—	ns	
	Ft1	Timer1 oscillator inp (oscillator enabled b		0	DC	-	200	kHz	
48	TCKE7tmr	Delay from external	, ,	,	2Tosc	+	7Tosc		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 20-6: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 20-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Parameter No.					Min	Тур†	Max	Units	Conditions	
50*	TccL	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	-	_	ns		
		nput low time	With Prescaler	PIC16 C 65	10	-		ns		
				PIC16 LC 65	20	—		ns		
51*	TccH	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	—		ns		
		input high ti	input high time	With Prescaler	PIC16 C 65	10	—		ns	
				PIC16 LC 65	20	—		ns		
52*	TccP	CCP1 and CCP2 ir	nput period		<u>3Tcy + 40</u> N	-	_	ns	N = prescale value (1,4, or 16)	
53	TccR	CCP1 and CCP2 c	utput rise time	PIC16 C 65	_	10	25	ns		
			PIC16 LC 65			25	45	ns		
54	TccF	CCP1 and CCP2 c	utput fall time	PIC16 C 65	_	10	25	ns		
				PIC16 LC 65	—	25	45	ns		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 20-7: PARALLEL SLAVE PORT TIMING





TABLE 20-7: PARALLEL SLAVE PORT REQUIREMENTS

Parameter No.	Sym	Characteristic			Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before \overline{WR}^{\uparrow} or \overline{CS}^{\uparrow} (setup time)			_	_	ns	
63*	TwrH2dtl	\overline{WR} or \overline{CS} to data–in invalid (hold	PIC16 C 65	20	—	_	ns	
		time)	PIC16 LC 65	35	—	_	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid		—	80	ns	
65	TrdH2dtl	\overline{RD} or \overline{CS} to data-out invalid	\overline{D}^{\uparrow} or \overline{CS}^{\uparrow} to data–out invalid		_	30	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 20-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input	Тсү	—	—	ns	
71	TscH	SCK input high time (slave mode)	Tcy + 20	_		ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20	_		ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50	_	_	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	—	—	ns	
75	TdoR	SDO data output rise time		10	25	ns	
76	TdoF	SDO data output fall time	_	10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance	10	_	50	ns	
78	TscR	SCK output rise time (master mode)		10	25	ns	
79	TscF	SCK output fall time (master mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge		_	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 20-9: I²C BUS START/STOP BITS TIMING





TABLE 20-9: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	4700	—	—	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	-	—		condition
91	THD:STA	START condition	100 kHz mode	4000	—	—	20	After this period the first clock
		Hold time	400 kHz mode	600	—	—	_ ns	pulse is generated
92	TSU:STO	STOP condition	100 kHz mode	4700	—	—	ns	
		Setup time	400 kHz mode	600	—	—	115	
93	THD:STO	STOP condition	100 kHz mode	4000	—	—	ns	
		Hold time	400 kHz mode	600	—	—	1 115	






TABLE 20-10: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0	—	μs	Device must operate at a min- imum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Devce must operate at a mini- mum of 10 MHz
			SSP Module	1.5Tcy	—		
101	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a min- imum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a min- imum of 10 MHz
			SSP Module	1.5Tcy	—		
102	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103	TF	SDA and SCL fall time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	—	μs	After this period the first clock
		time	400 kHz mode	0.6	—	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92	TSU:STO	STOP condition setup	100 kHz mode	4.7	—	μs	
		time	400 kHz mode	0.6	—	μs	
109	ΤΑΑ	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	—	—	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

© 1997 Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 20-11: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 20-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16 C 65	_	—	80	ns	
	Clock high to data out valid		PIC16 LC 65	_	—	100	ns	
121	121 Tckrf Clock out rise time and fall time		PIC16 C 65	_	—	45	ns	
		(Master Mode)	PIC16 LC 65	_	_	50	ns	
122	122 Tdtrf Data out rise time and fall time		PIC16 C 65	_	—	45	ns	
			PIC16 LC 65	_	—	50	ns	

+: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 20-12: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 20-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK \downarrow (DT setup time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	—	—	ns	

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

21.0 ELECTRICAL CHARACTERISTICS FOR PIC16C63/65A

Absolute Maximum Ratings ^(†)	
Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +14V
Voltage on RA4 with respect to Vss	0V to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, IIK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	200 mA
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) :	x IOH} + Σ (VOI x IOL)

Note 2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin rather than pulling this pin directly to Vss.

Note 3: PORTD and PORTE not available on the PIC16C63.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 21-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C63-04 PIC16C65A-04	PIC16C63-10 PIC16C65A-10	PIC16C63-20 PIC16C65A-20	PIC16LC63-04 PIC16LC65A-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
ХТ	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V	VDD: 4.5V to 5.5V IDD: 10 mA max. at 5.5V	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V
	IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max.	IPD 1.5 μA typ. at 4.5V Freq: 10 MHz max.	IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.		IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	VDD: 2.5V to 6.0V IDD: 48 µA max. at 32 kHz, 3.0V IPD: 5 µA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

^{© 1997} Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

21.1 DC Characteristics: PIC16C63/65A-04 (Commercial, Industrial, Extended) PIC16C63/65A-10 (Commercial, Industrial, Extended) PIC16C63/65A-20 (Commercial, Industrial, Extended)

DC CH/		Standar Operatir	unless otherwise stated) $\leq TA \leq +125^{\circ}C$ for extended, $\leq TA \leq +85^{\circ}C$ for industrial and $\leq TA \leq +70^{\circ}C$ for commercial				
Param No.	Characteristic	Sym	Min	Тур†	Мах	Units	Conditions
D001 D001A	Supply Voltage	Vdd	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled
			3.7	4.0	4.4	V	Extended Range Only
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA	XT, RC, osc config Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			-	10	20	mA	HS osc config Fosc = 20 MHz, VDD = 5.5V
D015*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V
D020	Power-down Current	IPD	-	10.5	42	μA	VDD = 4.0V, WDT enabled,-40°C to +85°C
D021	(Note 3, 5)		-	1.5	16	μA	VDD = 4.0V, WDT disabled, -0°C to +70°C
D021A D021B			-	1.5 2.5	19 19	μΑ μΑ	VDD = $4.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$ VDD = $4.0V$, WDT disabled, $-40^{\circ}C$ to $+125^{\circ}C$
D023*	Brown-out Reset Current (Note 6)	ΔIBOR	-	350	425	μA	BOR enabled, VDD = 5.0V

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VbD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

21.2 DC Characteristics: PIC16LC63/65A-04 (Commercial, Industrial)

			-	-		•	Inless otherwise stated)
DC CHA	RACTERISTICS	Operatir	ng temp	perature	-	-	$TA \le +85^{\circ}C$ for industrial and $Ta \le +30^{\circ}C$ for commencial
Param No.	Characteristic	Sym	Min	Тур†	0°C Max	 Units	TA ≤ +70°C for commercial Conditions
D001	Supply Voltage	Vdd	2.5	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μΑ	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disablec
D015*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μΑ	BOR enabled, VDD = 5.0V
D020	Power-down Current	IPD	-	7.5	30	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C
D021	(Note 3, 5)		-	0.9	5	μA	VDD = $3.0V$, WDT disabled, $0^{\circ}C$ to $+70^{\circ}C$
D021A			-	0.9	5	μA	VDD = 3.0V, WDT disabled, -40°C to +85°C
D023*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μΑ	BOR enabled, VDD = 5.0V

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

- $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

21.3 DC Characteristics: PIC16C63/65A-04 (Commercial, Industrial, Extended) PIC16C63/65A-10 (Commercial, Industrial, Extended) PIC16C63/65A-20 (Commercial, Industrial, Extended) PIC16LC63/65A-04 (Commercial, Industrial)

			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended,									
		Operatir	ng temper	ature			$A \le +125^{\circ}C$ for extended,					
DC CHA	RACTERISTICS				-40°C		$A \le +85^{\circ}C$ for industrial and					
		Oneratio			0°C		$A \le +70^{\circ}C$ for commercial					
		Operating voltage VDD range as described in DC spec Section 21.1 a Section 21.2										
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions					
No.		- Oyini		†	max	onito						
	Input Low Voltage											
	I/O ports	VIL										
D030	with TTL buffer		Vss	-	0.15VDD	V	For entire VDD range					
D030A			Vss	-	0.8V	V	$4.5V \le VDD \le 5.5V$					
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V						
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	V						
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1					
	Input High Voltage											
	I/O ports	VIH		-								
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$					
D040A			0.25VDD	-	Vdd	V	For entire VDD range					
			+ 0.8V									
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	V	For entire VDD range					
D042	MCLR		0.8Vdd	-	Vdd	V						
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1					
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V						
D070	PORTB weak pull-up current	IPURB	50	250	400	μA	VDD = 5V, VPIN = VSS					
	Input Leakage Current (Notes 2, 3)											
D060	I/O ports	lı∟	-	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi-					
							impedance					
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \le VPIN \le VDD$					
D063	OSC1		-	-	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and					
							LP osc configuration					
	Output Low Voltage											
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V,					
							-40°C to +85°C					
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V,					
							-40°C to +125°C					
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5 V,					
							-40°C to +85°C					
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5 V,					
							-40°C to +125°C					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62	62A R62	63 R63 6	64 64A R64	65 65A	R65 66	67
--------------------------	---------	----------	------------	--------	--------	----

		Standa	rd Operat	ing (Condition	s (unle	ess otherwise stated)				
		Operatir	ng tempera	ature			$A \leq +125^{\circ}C$ for extended,				
	RACTERISTICS						$A \leq +85^{\circ}C$ for industrial and				
	RACTERIOTICS	$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial									
		Operating voltage VDD range as described in DC spec Section 21.1 and									
		Section 21.2									
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions				
No.				1							
	Output High Voltage										
D090	I/O ports (Note 3)	Vон	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С				
D090A			VDD-0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°С to +125°С				
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C				
D092A			Vdd-0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С				
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin				
	Capacitive Loading Specs on Out- put Pins										
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.				
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF					
D102	SCL, SDA in I ² C mode	Cb	-	-	400	pF					

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only t and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

21.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

0	. ,	0	5	
1. TppS2p	рS	3. Tcc:st	(I ² C specifications only)	
2. TppS		4. Ts	(I ² C specifications only)	
Т				
F	Frequency	Т	Time	
Lowerca	ase letters (pp) and their meanings:	·		
рр				
сс	CCP1	osc	OSC1	
ck	CLKOUT	rd	RD	
CS	CS	rw	RD or WR	
di	SDI	sc	SCK	
do	SDO	SS	SS	
dt	Data in	tO	TOCKI	
io	I/O port	t1	T1CKI	
mc	MCLR	wr	WR	
Upperca	ase letters and their meanings:	•		
S				
F	Fall	P	Period	
Н	High	R	Rise	
I.	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	
I ² C only				
AA	output access	High	High	
BUF	Bus free	Low	Low	
Tcc:st	(I ² C specifications only)	ł		
CC				
HD	Hold	SU	Setup	
ST				
DAT	DATA input hold	STO	STOP condition	
STA	START condition			
	21-1: LOAD CONDITIONS FOR DE		ECIFICATIONS	
	Load condition 1		Load condition 2	
) /= - /O			
	VDD/2	N	7	
	J	\triangleright		
	\leq RL	Pi		
1				



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

21.5 <u>Timing Diagrams and Specifications</u>

FIGURE 21-2: EXTERNAL CLOCK TIMING




TABLE 21-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	—	20	MHz	HS osc mode (-20)
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	—	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High or	100	_	_	ns	XT oscillator
	TosH	Low Time	2.5	—	—	μs	LP oscillator
			15	—	_	ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise or	—	_	25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 21-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		—	75	200	ns	Note 1
11*	TosH2ckH	OSC1 [↑] to CLKOUT [↑]	OSC1 [↑] to CLKOUT [↑]		75	200	ns	Note 1
12*	TckR	CLKOUT rise time	CLKOUT rise time		35	100	ns	Note 1
13*	TckF	CLKOUT fall time		—	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT \downarrow to Port out valid		—	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT 1	Port in valid before CLKOUT ↑		-	—	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT 1		0		—	ns	Note 1
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid		—	50	150	ns	
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input	PIC16 C 63/65A	100	_	_	ns	
		invalid (I/O in hold time)	PIC16 LC 63/65A	200	_	—	ns	
19*	TioV2osH	Port input valid to OSC1 [↑] (I/O in	setup time)	0	_	_	ns	
20*	TioR	Port output rise time	PIC16 C 63/65A	—	10	40	ns	
			PIC16 LC 63/65A	—	_	80	ns	
21*	TioF	Port output fall time	PIC16 C 63/65A	—	10	40	ns	
			PIC16 LC 63/65A	—	_	80	ns	
22††*	Tinp	INT pin high or low time		Тсү	_	—	ns	
23††*	Trbp	RB7:RB4 change INT high or low	<i>i</i> time	Тсү	—	—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




FIGURE 21-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP

FIGURE 21-5: BROWN-OUT RESET TIMING



RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, **TABLE 21-4**: AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	—	_	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	-	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tioz	I/O Hi-impedance from MCLR Low or WDT reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	—	—	μs	VDD ≤ B∨DD (D005)

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 21-6: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 21-5 :	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
---------------------	---

Param No.	Sym	Characteristic			Min	Тур†	Мах	Units	Conditions
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5TCY + 20	_	—	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5Tcy + 20	-	—	ns	Must also meet
				With Prescaler	10	-	—	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	—	—	ns	
				With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	-	_	ns	N = prescale valu (2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, F	Prescaler = 1	0.5Tcy + 20	-	_	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	1	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-	—	ns	
			Asynchronous	PIC16 C 6X	30	-	_	ns	
				PIC16 LC 6X	50	-	—	ns	
46*	Tt1L	-, -, -,		Prescaler = 1	0.5TCY + 20	—	—	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	—	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-	-	ns	
			Asynchronous	PIC16 C 6X	30	—	—	ns	
				PIC16 LC 6X	50	—	—	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16 C 6X	<u>Greater of:</u> 30 OR <u>TCY + 40</u> N	-	—	ns	N = prescale valu (1, 2, 4, 8)
				PIC16 LC 6X	<u>Greater of:</u> 50 OR <u>TCY + 40</u> N				N = prescale valu (1, 2, 4, 8)
			Asynchronous	PIC16 C 6X	60	-	—	ns	
				PIC16 LC 6X	100	—	—	ns	
	Ft1	Timer1 oscillator inp (oscillator enabled b			DC	-	200	kHz	
48	TCKEZtmr	1 Delay from external	clock edge to tir	ner increment	2Tosc	—	7Tosc	—	

arameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 21-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 21-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

50*	TccL		Characteristic			Тур†	Max	0	Conditions
50* TccL				0.5Tcy + 20	—	_	ns		
		input low time	With Prescaler	PIC16 C 63/65A	10	—		ns	
				PIC16 LC 63/65A	20	—	_	ns	
51*	TccH CCP1 and CCP2		No Prescaler		0.5Tcy + 20	—	_	ns	
		input high time	With Prescaler	PIC16 C 63/65A	10	—	_	ns	
				PIC16 LC 63/65A	20	—	_	ns	
52*	TccP	CCP1 and CCP2 ir	nput period		<u>3Tcy + 40</u> N	—	_	ns	N = prescale value (1,4, or 16)
53*	TccR	CCP1 and CCP2 o	output rise time	PIC16 C 63/65A	_	10	25	ns	
				PIC16 LC 63/65A	—	25	45	ns	
54*	TccF	CCP1 and CCP2 o	output fall time	PIC16 C 63/65A	_	10	25	ns	
				PIC16 LC 63/65A	_	25	45	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 21-8: PARALLEL SLAVE PORT TIMING (PIC16C65A)





TABLE 21-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C65A)

Parameter No.	Sym	Characteristic	Characteristic		Тур†	Max	Units	Conditions
62*	TdtV2wrH	Data in valid before \overline{WR}^{\uparrow} or \overline{CS}^{\uparrow} (setup time)		20	_	_	ns	
				25	_	_	ns	Extended Range Only
63*	TwrH2dtl	\overline{WR} or \overline{CS} to data–in invalid (hold	PIC16 C 65A	20	—	_	ns	
		time)	PIC16 LC 65A	35	—	—	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid	u	_	_	80	ns	
				-	_	90	ns	Extended Range Only
65*	TrdH2dtl	\overline{RD} for \overline{CS} for data-out invalid		10	—	30	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 21-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input	Тсү	_	_	ns	
71*	TscH	SCK input high time (slave mode)	Tcy + 20	_		ns	
72*	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50		_	ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	—	_	ns	
75*	TdoR	SDO data output rise time	_	10	25	ns	
76*	TdoF	SDO data output fall time	—	10	25	ns	
77*	TssH2doZ	SS↑ to SDO output hi-impedance	10	_	50	ns	
78*	TscR	SCK output rise time (master mode)		10	25	ns	
79*	TscF	SCK output fall time (master mode)		10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge	_	_	50	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 21-10: I²C BUS START/STOP BITS TIMING




TABLE 21-9: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Мах	Units	Conditions
90*	TSU:STA	START condition	100 kHz mode	4700	—	—	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	—	—		condition
91*	THD:STA	START condition	100 kHz mode	4000	—	—	20	After this period the first clock
		Hold time	400 kHz mode	600	_	—	ns	pulse is generated
92*	TSU:STO	STOP condition	100 kHz mode	4700	—	—	-	
		Setup time	400 kHz mode	600	—	—	ns	
93	THD:STO	STOP condition	100 kHz mode	4000	—	—	-	
		Hold time	400 kHz mode	600	_	—	ns	

These parameters are characterized but not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 21-10: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100*	Thigh	Clock high time	100 kHz mode	4.0	-	μs	Device must operate at a min- imum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a min- imum of 10 MHz
			SSP Module	1.5TCY	—		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a min- imum of 1.5 MHz
			400 kHz mode	1.3	-	μs	Device must operate at a min- imum of 10 MHz
			SSP Module	1.5TCY	—		
102*	Tr	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	—	μs	After this period the first clock
		time	400 kHz mode	0.6	—	μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92*	TSU:STO	STOP condition setup	100 kHz mode	4.7	—	μs	
		time	400 kHz mode	0.6	-	μs	
109*	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	Note 1
		clock	400 kHz mode	-	-	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission car start
	Cb	Bus capacitive loading			400	pF	

These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 21-12: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 21-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic	racteristic		Тур†	Max	Units	Conditions
120*	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16 C 63/65A	_	—	80	ns	
		Clock high to data out valid	PIC16 LC 63/65A	—	—	100	ns	
121*	Tckrf	Clock out rise time and fall time	PIC16 C 63/65A	_	—	45	ns	
		(Master Mode)	PIC16 LC 63/65A	—	—	50	ns	
122*	Tdtrf	Data out rise time and fall time	PIC16 C 63/65A	—	-	45	ns	
			PIC16 LC 63/65A	_	—	50	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not **†**: tested.

FIGURE 21-13: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 21-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
125*	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK \downarrow (DT setup time)	15	_	_	ns	
126*	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	—	_	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not **†**: tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.0 ELECTRICAL CHARACTERISTICS FOR PIC16CR63/R65

Absolute Maximum Ratings ^(†)	
Ambient temperature under bias55°C to +125°C	
Storage temperature	
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)0.3V to (VDD + 0.3V)	
Voltage on VDD with respect to VSS0.3V to +7.5V	
Voltage on MCLR with respect to Vss (Note 2)0V to +14V	
Voltage on RA4 with respect to Vss 0V to +14V	
Total power dissipation (Note 1)	
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, IIK (VI < 0 or VI > VDD)	
Output clamp current, lok (Vo < 0 or Vo > VDD)	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	
Note 1 : Power dissipation is calculated as follows: Pdis = $V_{DD} = \sqrt{D} + \sqrt{(V_{DD} + V_{DH})} + \sqrt{(V_{DH})} $	

- Note 1: Power dissipation is calculated as follows: Pdis = VDD x {HDD ∑IOH} + ∑{VDD-VOH} x IOH} + ∑(VOI x IOL)
 Note 2: Voltage spikes below Vss at the MCLR/VPP pin, inducing corrents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin rather than pulling this pin directly to Vss.
- Note 3: PORTD and PORTE not available on the P(C16CR63)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 22-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16CR63-04 PIC16CR65-04	PIC16CR63-10 PIC16CR65-10	PIC16CR63-20 PIC16CR65-20	PIC16LCR63-04 PIC16LCR65-04	JW Devices
RC	VDD: 4.0V to 5.5V IDD: 5 mA max_at 5.5V IPD: 16 μA max_at 4V Freq: 4 MHz max	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IRD: 1.5 µA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 5.5V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 µA max. at 4V Freq: 4 MHz max.
ХТ	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 tA max. at 4V Freq: 4 MHz max.	20D: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 5.5V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 µA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V	VDD: 4.5V to 5.5V IDD: 10 mA max. at 5.5V	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V
	IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max.	IPD 1.5 μA typ. at 4.5V Freq: 10 MHz max.	IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.		IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 5.5V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 3.0V to 5.5V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	VDD: 3.0V to 5.5V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

^{© 1997} Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.1 DC Characteristics: PIC16CR63/R65-04 (Commercial, Industrial) PIC16CR63/R65-10 (Commercial, Industrial) PIC16CR63/R65-20 (Commercial, Industrial)

DC CH		Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C $\leq TA \leq +85^{\circ}$ C for industrial and 0° C $\leq TA \leq +70^{\circ}$ C for commercial									
Param Characteristic No.		Sym	Min	Тур†	Max	Units	Conditions				
D001 D001A	Supply Voltage	Vdd	4.0 4.5		5.5 5.5	V V	XT, RC and LP osc configuration HS osc configuration				
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V					
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details				
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details				
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled				
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA~	XT, RC, $dsc config$ Fosc = 4 MHz, VDD = $5.5V$ (Note 4)				
D013			-	10	20	mA	HS osc config Fosc = 20 MHz, VDD = 5.5V				
D015*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V				
D020 D021 D021A	Power-down Current (Note 3, 5)		-	10.5 1.5 1.5	42 16 19	μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C				
D023*	Brown-out Reset Current (Note 6)		-	350	425	μA	BOR enabled, VDD = 5.0V				

These parameters are characterized but not tested.

+ Data in "Typ" column is at 6V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VoD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1/= external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.2 DC Characteristics: PIC16LCR63/R65-04 (Commercial, Industrial)

						•	Inless otherwise stated)			
DC CHA	RACTERISTICS	Operatir	ng temp	perature		-	$TA \leq +85^{\circ}C$ for industrial and			
	1				0°C	; ≤	$TA \leq +70^{\circ}C$ for commercial			
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions			
D001	Supply Voltage	Vdd	3.0	-	5.5	V	LP, XT, RC osc configuration (DC - 4 MHz)			
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	\square			
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details			
D004*	VDD rise rate to ensure internal Power-on Reset signal	Svdd	0.05	-	-	V/ms	See section on Power on Reset for details			
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled			
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT RC ose configuration Fosc = 4 MHz, Vod = 3.0V (Note 4)			
D010A			-	22.5	48	μÂ	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled			
D015*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350 <	425	Au	BOR enabled, VDD = 5.0V			
D020 D021 D021A	Power-down Current (Note 3, 5)	IPD		7.5 0.9 0.9	30 5 5	μΑ μΑ μΑ	$V_{DD} = 3.0V$, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C			
D023*	Brown-out Reset Current (Note 6)	Albor	-	350	425	μA	BOR enabled, VDD = 5.0V			

These parameters are characterized but not tested.

+ Data in "Typ" column is at 50, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all Ipp measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

- $\overline{\text{MCLR}} = V \overline{\text{p}}$: WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4 For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5. Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.3 DC Characteristics: PIC16CR63/R65-04 (Commercial, Industrial) PIC16CR63/R65-10 (Commercial, Industrial) PIC16CR63/R65-20 (Commercial, Industrial) PIC16LCR63/R65-04 (Commercial, Industrial)

						•	ss otherwise stated) A ≤ +85°C for industrial and				
	RACTERISTICS	Operatin	ng temper	ature		. – .					
	RACTERISTICS	$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial									
		Operating voltage VDD range as described in DC spec Section 22.1 an Section 22.2									
Param	Characteristic	Sym	Min	Тур	Max	Conditions					
No.	Characteriotic	- Cym		†	max	Units					
	Input Low Voltage			-							
	I/O ports	VIL					$ \longrightarrow $				
D030	with TTL buffer		Vss	-	0.15Vdd	V	For entire VDD range				
D030A			Vss	-	0.8V	V	4.5V ≤ VDB ≤ 5.5V				
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V	$ $ $\langle \cdot \rangle$				
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	λ					
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	7 V	Note1				
	Input High Voltage				~	\square	\lor				
	I/O ports	Viн		-	$ \langle \setminus$	$ \rangle$					
D040	with TTL buffer		2.0	-	VDD	_v `	$4.5V \leq VDD \leq 5.5V$				
D040A			0.25Vdd	- <	VOD	N 4	For entire VDD range				
			+ 0.8V	\wedge	$\backslash \backslash $	\vdash					
				$\left \right\rangle$	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$						
D041	with Schmitt Trigger buffer		0.8VDD	- \	VDDV	V	For entire VDD range				
D042	MCLR		0.8VDp	<u> </u>	VDD	V					
D042A	OSC1 (XT, HS and LP)		0.7VQD	<u> </u>	Vdd	V	Note1				
D043	OSC1 (in RC mode)	\land	0.9VDQ	\-\	Vdd	V					
D070	PORTB weak pull-up current	PURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS				
	Input Leakage Current (Notes 2, 3)	$ \setminus \rangle$	$\langle \rangle$								
D060	I/O ports		Ì. S−°	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi- impedance				
D061	MCLR, RA4/T0CKI			-	±5	μA	$Vss \le VPIN \le VDD$				
D063	OSC1	\bigvee	-	-	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and				
		\checkmark					LP osc configuration				
	Output Low Voltage										
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5 V,				
							-40°C to +85°C				
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5 V,				
							-40°C to +85°C				
DOOO	Output High Voltage	Vou					101 - 20 m				
D090 <	1/Q ports (Note 3)	Vон	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С				
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7			v	-40° C to $+85^{\circ}$ C IOH = -1.3 mA, VDD = 4.5V,				
0092	USUZIELOUT (RC USC coning)		VDD-0.7	-	-	v	-40° C to $+85^{\circ}$ C				
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin				
0130	open-brain righ voltage	100		_	14	v	וווין די עון				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

		Standar	d Operat	ing C	ondition	s (unle	ss otherwise stated)			
DC CHARACTERISTICS		Operatir	ng temper	ature	-40°0	C ≤T	$A \le +85^{\circ}C$ for industrial and			
					0°C	≤T	$A \le +70^{\circ}C$ for commercial			
		Operating voltage VDD range as described in DC spec Section 22.1 and								
		Section	22.2							
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions			
No.				1						
	Capacitive Loading Specs on Out-									
	put Pins									
D100	OSC2 pin	COSC2	-	-	15	pF	In XT, HS and 🖉 modes when			
							external clock is used to drive			
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF				
D102	SCL, SDA in I ² C mode	Cb	-	-	400	pF	$ \frown \rangle$			

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

These parameters are characterized but not tested.

 Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.


2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67


22.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:



Vss Note 1: PORTD and PORTE are not implemented on the PIC16CR63.

Pin



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.5 <u>Timing Diagrams and Specifications</u>






TABLE 22-2:	EXTERNAL CLOCK TIMING REQUIREMENTS

Param	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							$\langle \rangle $
	Fosc	External CLKIN Frequency	DC	—	4	MHz	XT and RC osc mode
		(Note 1)	DC	—	4	/MHz_	HS osc mode (-04)
			DC	—	10	/MA _Z	HS osc mode (-10)
			DC	—	20	Mih∃∕∕	HS osc mode (-20)
			DC	—	200	кНz	LP osc mode
		Oscillator Frequency	DC	- ~	4	MHZ	RC osc mode
		(Note 1)	0.1		4	Mnųz [∨]	XT osc mode
			4	$ $ \wedge \rangle	98	MHz	HS osc mode
			5	_\	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250		\searrow	ns	XT and RC osc mode
		(Note 1)	250	$\langle \mathcal{F} \rangle$	\searrow	ns	HS osc mode (-04)
			100/	//-/	· —	ns	HS osc mode (-10)
			50		_	ns	HS osc mode (-20)
			5	\searrow	—	μs	LP osc mode
		Oscillator Period	250	- <	—	ns	RC osc mode
		(Note 1)	250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (-04)
		$ \land \land$	100	—	250	ns	HS osc mode (-10)
		$ // \land \lor'/$	50	—	250	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High or	100	—	—	ns	XT oscillator
	Tos⊮	LowTime	2.5	—	—	μs	LP oscillator
		$\bigvee \land \searrow$	15	—		ns	HS oscillator
4*	-TosR,	External Clock in (OSC1) Rise or	_	—	25	ns	XT oscillator
	TosF	Fall Time	_	—	50	ns	LP oscillator
$\langle \langle \rangle$	$\left \right\rangle \right)$		_	—	15	ns	HS oscillator

* These parameters are characterized but not tested.

t Data "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

© 1997 Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 22-3: CLKOUT AND I/O TIMING REQUIREMENTS

				$\sim \sim$		∖ /		
Param	Sym	Characteristic	<	Min	Typt	✓ Max	Units	Conditions
No.			$ \longrightarrow $	$\overline{)}$	\checkmark			
10*	TosH2ckL	OSC1 [↑] to CLKOUT↓		$\langle \mathcal{F} \rangle$	75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑			75	200	ns	Note 1
12*	TckR	CLKOUT rise time	$\sim V $	\searrow	35	100	ns	Note 1
13*	TckF	CLKOUT fall time	\sum	> -	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT \downarrow to Port out valid	////	—	—	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT	$\langle \rangle \rangle \rangle \sim$	Tosc + 200	—	—	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT 1	$\overline{\langle } \rangle$	0	_	—	ns	Note 1
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out val	id 🔪	—	50	150	ns	
18*	TosH2iol	OSC1↑ (Q2 cycle) to Port input	P1616CR63/R65	100	—	—	ns	
		invalid (I/O in hold time)	PIC16LCR63/R65	200	_	—	ns	
19*	TioV2osH	Port input valid to OSC11 (I/Q in	setup time)	0	_	—	ns	
20*	TioR	Port output rise time	PIC16 CR 63/R65	—	10	40	ns	
		\frown	PIC16 LCR 63/R65	_	—	80	ns	
21*	TioF	Port output fall time	PIC16 CR 63/R65	—	10	40	ns	
		$\bigvee \land \searrow$	PIC16LCR63/R65	—	_	80	ns	
22††*	Tinp	INT pin high or low time	·	Тсү	_	—	ns	
23††*	Trbp	RB7:RB4 change INT high or low	<i>i</i> time	Тсү	—	_	ns	

These parameters are characterized but not tested.

+ Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

these parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




FIGURE 22-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP

RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, **TABLE 22-4:** AND BROWN-OUT RESET REQUIREMENTS

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.	\square						
30	Tract	MCLR Pulse Width (low)	2	_	_	μs	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31*	Twdt <	Watchdog Timer Time-out Period	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	-	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tioz	I/O Hi-impedance from MCLR Low or WDT reset	—	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	—		μs	Vdd ≤ Bvdd (D005)

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 22-6: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 22-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param	Sym	Characteristic			Mijn	Typ†	Max	Units	Conditions
No.					$\land \land \land \searrow$				
40*	Tt0H	T0CKI High Pulse V	/idth	No Prescaler	0.5TCY + 20	_	_	ns	Must also meet
				With Prescaler		_	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	idth	No Prescale	0.5 (CY + 20	-	—	ns	Must also meet
				With Prescaler	X YQ	-	—	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	PCY + 40	—	—	ns	
			\land	With Prescaler		-	—	ns	N = prescale value
				$ \setminus \setminus \rangle$	20 or <u>Tcy + 40</u>				(2, 4,, 256)
		-		\land	N				
45*	Tt1H	T1CKI High Time	Synchronous, P		0.5TCY + 20	-	—	ns	Must also meet
			Synchronous,	PIC16C6X	15			ns	parameter 47
			Prescaler = 2,4,8	PIC 16LC6X	25	-	_	ns	
			Asynchronous	РІС16 С 6Х	30	—	—	ns	
				PIC16 LC 6X	50	-	—	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, P	rescaler = 1	0.5TCY + 20	-	—	ns	Must also meet
				PIC16 C 6X	15	—		ns	parameter 47
		$(\land \land \land)$	Prescaler = 2,4,8	PIC16 LC 6X	25	-	-	ns	
		$\land \land \land \land$	Asynchronous	PIC16 C 6X	30	-	—	ns	
				PIC16 LC 6X	50	_	—	ns	
47*	THP	T1CKLinput period	Synchronous	PIC16 C 6X	<u>Greater of:</u> 30 OR <u>TCY + 40</u> N	-	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16 LC 6X	<u>Greater of:</u> 50 OR <u>TCY + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 C 6X	60	-	—	ns	
				PIC16 LC 6X	100	—	—	ns	
	Ft1	Timer1 oscillator inp (oscillator enabled b		•	DC	-	200	kHz	
48	TCKEZtmr1	Delay from external	, 0	,	2Tosc	_	7Tosc	_	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 22-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)



Note: Refer to Figure 22-1 for load conditions.

53

Param No.	Sym	Characteristic		~	Min	Typt	Max	Units	Conditions
50*	TccL	CCP1 and CCP2	No Prescaler		0.5Tc++20	×	_	ns	
		input low time	With Prescaler	PIC16CR63/R65	10	—	—	ns	
				PIC166CR63/R65	20	—	_	ns	
51*	TccH	CCP1 and CCP2	No Prescaler		0.5Ťcy + 20	_	_	ns	
		input high time	With Prescaler	PIC16 CR 63/R65	10		—	ns	
				PIG16LCR63/R65	20	_	_	ns	
52*	TccP	CCP1 and CCP2 ir	put period	$\backslash \searrow$	<u>3Tcy + 40</u> N	_	—		N = prescale value (1,4, or 16)
53*	TccR	CCP1 and CCP2 o	utput rise time	PIQ16 ČR 63/R65	—	10	25	ns	
		<	$\langle \rangle$	PIC16LCR63/R65	—	25	45	ns	
54*	TccF	CCP1 and CCP2 o	utput fall time	PIC16 CR 63/R65	—	10	25	ns	
			$ \setminus $	PIC16LCR63/R65	_	25	45	ns	

* These parameters are characterized but not tested.

RC1/T1OSI/CCP2 and RC2/CCP1 (Compare or PWM Mode)

† Data in "Typ" column is at 5V, 28°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 22-8: PARALLEL SLAVE PORT TIMING (PIC16CR65)





TABLE 22-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16CR65)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
62*	TdtV2wrH	Data in valid before WR1 or CS1 (setup-time)	20	_	_	ns	
63*	TwrH2dtl	WR ¹ or CS ¹ to data-in invalid (hold RtC16CR65	20	—	—	ns	
		time) PIC16LCR65	35	—	—	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid	—	—	80	ns	
65*	TrdH2dtl	RD1 or CS1 to data-out invalid	10	—	30	ns	

*

These parameters are characterized but not tested. Data in "Typ" column is at 5%, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.






TABLE 22-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Тсү			ns	
71*	TscH	SCK input high time (slave) mode)	Tcy + 20	_	_	ns	
72*	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK	50	_	_	ns	
74*	TscH2diL, TscL 2 diL	Hold time of SDI data input to SCK	50	—		ns	
75*	TdoR	SDO data output rise time		10	25	ns	
76* <	TotoF	SDO data output fall time		10	25	ns	
77*	TşsHzdoZ	SS↑ to SDO output hi-impedance	10		50	ns	
/18*	TscR	SCK output rise time (master mode)		10	25	ns	
79*	TscF	SCK output fall time (master mode)	_	10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge		_	50	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 22-10: I²C BUS START/STOP BITS TIMING




TABLE 22-9: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90*	TSU:STA	START condition	100 kHz mode	4700	—		ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	\wedge	1/		condition
91*	THD:STA	START condition	100 kHz mode	4000	$\langle - \rangle$		-	After this period the first clock
		Hold time	400 kHz mode	600		$\overline{\mathcal{A}}$	ns	pulse is generated
92*	Tsu:sto	STOP condition	100 kHz mode	470Q	$\left \right\rangle$	\neq	ns	
		Setup time	400 kHz mode	600			115	
93	THD:STO	STOP condition	100 kHz mode	\$4000		\geq	ns	
		Hold time	400 kHz mode	600	\sum	_	115	

* These parameters are characterized but not tested




TABLE 22-10: I²C BUS DATA REQUIREMENTS

Parameter	Sym	Characteristic		Min	Max	Units	Conditions
No.	- Oyin						
100*	Тнідн	Clock high time	100 kHz mode	4.0		μs	Device must operate at a min- inpum of 1.5 MHz
			400 kHz mode	0.6	$\langle - \rangle$	us	Device must operate at a min- imum of 10 MHz
			SSP Module	1.5TCY	\bigvee	\bigtriangledown	
101*	TLOW	Clock low time	100 kHz mode	4.7		μs	Device must operate at a min- imum of 1.5 MHz
			400 kHz mode	1.3	>-	μs	Device must operate at a min- imum of 10 MHz
			SSP Module	1.5TCY			
102*	TR	SDA and SCL rise	100 kHz mode		1000	ns	
		time	400 kH2 mode	20 7 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	TSU:STA	START condition	100 kH2 mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	—	μs	After this period the first clock
		time / / >	400 kHz mode	0.6	_	μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
		$\land \land \lor / $	400 kHz mode	0	0.9	μs	
107*	TSU.DAT	Data input setup time	100 kHz mode	250	_	ns	Note 2
	$ \langle \langle \rangle$		400 kHz mode	100	-	ns	
92*	TSU:STO	STOP condition setup	100 kHz mode	4.7	—	μs	
	$\sum $	time	400 kHz mode	0.6	—	μs	
109*	TAA	Output valid from	100 kHz mode	_	3500	ns	Note 1
$\langle \rangle$	//	člock	400 kHz mode		—	ns	
110*		Bus free time	100 kHz mode	4.7		μs	Time the bus must be free
	\searrow		400 kHz mode	1.3	—	μs	before a new transmission can start
	Cb	Bus capacitive loading			400	pF	

These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

^{© 1997} Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 22-12: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 22-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120*	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16CR63/R65	—	—	80	ns	\geq
		Clock high to data out valid	PIC16LCR63/R65	—		100	ns	
121*	Tckrf	Clock out rise time and fall time	PIC16CR63/R65	- '	$\overline{\pi}$	45	ris	
		(Master Mode)	PIC16LCR63/R65	_	$\left - \right $	50	ns	
122*	Tdtrf	Data out rise time and fall time	PIC16 CR 63/R65	$\langle \mathcal{A} \rangle$	1 t	45	ns	
			PIC16LCR63/R65	$\left(\mathcal{F} \right)$	$\langle - \rangle$	50	ns	

* These parameters are characterized but not tested.

t: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 22-13: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 22-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125*	TdtV2ckL	$\frac{SKNC^{+}RCV (MASTER \& SLAVE)}{Data setup before CK \downarrow (DT setup time)}$	15	_	_	ns	
126*	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	_	—	ns	

These parameters are characterized but not tested.

+: Datà in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

23.0 ELECTRICAL CHARACTERISTICS FOR PIC16C66/67

Absolute Maximum Ratings ^(†)	
Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +14V
Voltage on RA4 with respect to Vss	0V to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, IIK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	200 mA
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) :	x IOH} + Σ (VOI x IOL)

Note 2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin rather than pulling this pin directly to Vss.

Note 3: PORTD and PORTE not available on the PIC16C66.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 23-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C66-04 PIC16C67-04	PIC16C66-10 PIC16C67-10	PIC16C66-20 PIC16C67-20	PIC16LC66-04 PIC16LC67-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
ХТ	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V	VDD: 4.5V to 5.5V IDD: 10 mA max. at 5.5V	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V
	IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max.	IPD 1.5 μA typ. at 4.5V Freq: 10 MHz max.	IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.		IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	VDD: 2.5V to 6.0V IDD: 48 µA max. at 32 kHz, 3.0V IPD: 5 µA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

^{© 1997} Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

23.1 DC Characteristics: PIC16C66/67-04 (Commercial, Industrial, Extended) PIC16C66/67-10 (Commercial, Industrial, Extended) PIC16C66/67-20 (Commercial, Industrial, Extended)

DC CH/	ARACTERISTICS	Standar Operatir			e -40)°C ≤ ≥ 0°C	unless otherwise stated) $\leq TA \leq +125^{\circ}C$ for extended, $\leq TA \leq +85^{\circ}C$ for industrial and $\leq TA \leq +70^{\circ}C$ for commercial
Param No.	Characteristic	Sym	Min	Тур†	Мах	Units	Conditions
D001 D001A	Supply Voltage	Vdd	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled
			3.7	4.0	4.4	V	Extended Range Only
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA	XT, RC, osc config Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			-	10	20	mA	HS osc config Fosc = 20 MHz, VDD = 5.5V
D015*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V
D020 D021 D021A D021B	Power-down Current (Note 3, 5)	IPD	- - -	10.5 1.5 1.5 2.5	42 16 19 19	μΑ μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C
D023*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

23.2 DC Characteristics: PIC16LC66/67-04 (Commercial, Industrial)

DC CHA		Standa Operatir	•	•		•	Inless otherwise stated) TA ≤ +85°C for industrial and			
		$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial								
Param Characteristic No.		Sym	Min	Тур†	Max	Units	Conditions			
D001	Supply Voltage	Vdd	2.5	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)			
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V				
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details			
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details			
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled			
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)			
D010A			-	22.5	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled			
D015*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μΑ	BOR enabled, VDD = 5.0V			
D020	Power-down Current	IPD	-	7.5	30	μA	VDD = 3.0V, WDT enabled, -40°C to +85°C			
D021	(Note 3, 5)		-	0.9	5	μA	VDD = $3.0V$, WDT disabled, $0^{\circ}C$ to $+70^{\circ}C$			
D021A			-	0.9	5	μA	VDD = $3.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$			
D023*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μΑ	BOR enabled, VDD = 5.0V			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

- $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

23.3 DC Characteristics: PIC16C66/67-04 (Commercial, Industrial, Extended) PIC16C66/67-10 (Commercial, Industrial, Extended) PIC16C66/67-20 (Commercial, Industrial, Extended) PIC16LC66/67-04 (Commercial, Industrial)

							ess otherwise stated) $\Gamma A \leq +125^{\circ}C$ for extended,		
		Operating temperature $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended, $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and							
DC CHA	RACTERISTICS				-40 C 0°C		$TA \leq +70^{\circ}C$ for commercial		
		Operating voltage VDD range as described in DC spec Section 23.1 an							
		Section		100	lange as				
Param	Characteristic	Sym	Conditions						
No.			Min	Тур †	Max	Units			
	Input Low Voltage								
	I/O ports	VIL							
D030	with TTL buffer		Vss	-	0.15Vdd	V	For entire VDD range		
D030A			Vss	-	0.8V	V	$4.5V \le VDD \le 5.5V$		
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V			
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	V			
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1		
	Input High Voltage								
	I/O ports	Viн		-					
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$		
D040A			0.25VDD	-	Vdd	V	For entire VDD range		
			+ 0.8V						
D041	with Schmitt Trigger buffer		0.8Vdd	-	Vdd	V	For entire VDD range		
D042	MCLR		0.8Vdd	-	Vdd	V			
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1		
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V			
D070	PORTB weak pull-up current	IPURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS		
	Input Leakage Current (Notes 2, 3)								
D060	I/O ports	lı∟	-	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi- impedance		
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \le VPIN \le VDD$		
D063	OSC1		-	-	±5	μΑ	Vss \leq VPIN \leq VDD, XT, HS and		
						•	LP osc configuration		
	Output Low Voltage								
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C		
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V,		
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	-40°C to +125°C IOL = 1.6 mA, VDD = 4.5V,		
D083A			-	-	0.6	V	-40°C to +85°C IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63	3 64 64A R64 65 65A R65 66 6	7
---	------------------------------	---

		Standa	rd Operat	ing	Condition	s (unle	ess otherwise stated)
		Operatir	ng temper	ature			$A \leq +125^{\circ}C$ for extended,
DC CHA	RACTERISTICS						$A \leq +85^{\circ}C$ for industrial and
					0°C		$A \leq +70^{\circ}C$ for commercial
		•	0 0	Vdd	range as	describ	ed in DC spec Section 23.1 and
		Section					
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				1			
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C
D090A			Vdd-0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C
D092	OSC2/CLKOUT (RC osc config)		Vdd-0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С
D092A			Vdd-0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin
	Capacitive Loading Specs on Out- put Pins						
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF	
D102	SCL, SDA in I ² C mode	Cb	-	-	400	pF	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only t and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

23.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	pS	3. TCC:ST	(I ² C specifications only)	
2. TppS		4. Ts	(I ² C specifications only)	
т				
F	Frequency	Т	Time	
Lowerca	ase letters (pp) and their meanings:			
рр				
сс	CCP1	OSC	OSC1	
ck	CLKOUT	rd	RD	
CS	CS	rw	RD or WR	
di	SDI	sc	SCK	
do	SDO	SS	SS	
dt	Data in	tO	TOCKI	
io	I/O port	t1	T1CKI	
mc	MCLR	wr	WR	
Upperca	ase letters and their meanings:			
S				
F	Fall	Р	Period	
Н	High	R	Rise	
I	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	
I ² C only				
AA	output access	High	High	
BUF	Bus free	Low	Low	
	(I ² C specifications only)			
CC				
HD	Hold	SU	Setup	
ST	T IOIG	50	octup	
DAT	DATA input hold	STO	STOP condition	
STA	START condition	510		
FIGURE 2	23-1: LOAD CONDITIONS FOR	DEVICE TIMING SP	ECIFICATIONS	
	Load condition 1		Load condition 2	
	Vdd/2			
	ν DD/2 φ	N	7	
		\geq		
	\leq RL	Pi	n — CL	
	\sim		★	
	× +		Vss	

CL

Vss

 $RL = 464\Omega$ CL = 50 pF

15 pF

Pir

Note 1: PORTD and PORTE are not imple-

mented on the PIC16C66.

for all pins except OSC2/CLKOUT

for OSC2 output

but including D and E outputs as ports

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

23.5 <u>Timing Diagrams and Specifications</u>

FIGURE 23-2: EXTERNAL CLOCK TIMING




TABLE 23-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	—	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High or	100	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			15	_	_	ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise or		_	25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 23-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓	—	75	200	ns	Note 1	
11*	TosH2ckH	OSC1↑ to CLKOUT↑		—	75	200	ns	Note 1
12*	TckR	CLKOUT rise time		—	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		—	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT \downarrow to Port out valid		—	—	0.5TCY + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT ↑	Tosc + 200	—	—	ns	Note 1	
16*	TckH2iol	Port in hold after CLKOUT 1	0	—	—	ns	Note 1	
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out va	lid	—	50	150	ns	
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input	PIC16 C 66/67	100	—	—	ns	
		invalid (I/O in hold time)	PIC16 LC 66/67	200	—	—	ns	
19*	TioV2osH	Port input valid to OSC1 [↑] (I/O in	setup time)	0	—	—	ns	
20*	TioR	Port output rise time	PIC16 C 66/67	—	10	40	ns	
			PIC16 LC 66/67	—	—	80	ns	
21*	TioF	Port output fall time	PIC16 C 66/67	—	10	40	ns	
			PIC16 LC 66/67	—	—	80	ns	
22††*	Tinp	INT pin high or low time		Тсү	—	—	ns	
23††*	Trbp	RB7:RB4 change INT high or lov	/ time	Тсү	—	—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

†† These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




FIGURE 23-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP

FIGURE 23-5: BROWN-OUT RESET TIMING



RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, **TABLE 23-4**: AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	—	_	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	-	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tioz	I/O Hi-impedance from MCLR Low or WDT reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	—	—	μs	VDD ≤ B∨DD (D005)

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 23-6: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 23-5 :	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
---------------------	---

Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5TCY + 20	-	_	ns	Must also meet
			l v		10	_	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	T0CKI Low Pulse Width N		0.5TCY + 20	- 1	—	ns	Must also meet
				With Prescaler	10	-	—	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	-	—	ns	
				With Prescaler		-	—	ns	N = prescale value
					20 or <u>TCY + 40</u>				(2, 4,, 256)
			L-		N				
45*	Tt1H	T1CKI High Time	Synchronous, F		0.5Tcy + 20	-	—	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	-	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-		ns	
			Asynchronous	PIC16 C 6X	30	-	—	ns	
				PIC16 LC 6X	50	-	—	ns	
46*	Tt1L	T1CKI Low Time	v Time Synchronous, Prescaler = 1 0.5Tcy + 20 -	—	—	ns	Must also meet		
			Synchronous,	PIC16 C 6X	15	—	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-	-	ns	
			Asynchronous	PIC16 C 6X	30	—	—	ns	
				PIC16 LC 6X	50	—	—	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16 C 6X	<u>Greater of:</u> 30 OR <u>TCY + 40</u> N	-	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16 LC 6X	<u>Greater of:</u> 50 OR <u>TCY + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 C 6X	60	-	—	ns	
				PIC16 LC 6X	100	-	—	ns	
	Ft1	Timer1 oscillator inp (oscillator enabled b		0	DC	-	200	kHz	
48	TCKEZtmr	1 Delay from external	clock edge to tir	ner increment	2Tosc	-	7Tosc		

parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 23-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 23-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Parameter No.	Sym	Characteristic			Min	Тур†	Мах	Units	Conditions	
50*	TccL	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	-	_	ns		
		input low time	input low time	With Prescaler	PIC16 C 66/67	10	—	_	ns	
		PIC16LC		PIC16 LC 66/67	20	—	_	ns		
51*	TccH	CCP1 and CCP2 No Prescaler			0.5TCY + 20	—	—	ns		
		input high time	With Prescaler	PIC16 C 66/67	10	—	_	ns		
				PIC16 LC 66/67	20	—	_	ns		
52*	TccP	CCP1 and CCP2 ir	nput period		<u>3Tcy + 40</u> N	-	_	ns	N = prescale value (1,4, or 16)	
53*	TccR	CCP1 and CCP2 c	output rise time	PIC16 C 66/67	—	10	25	ns		
		PIC16 LC 66/67		_	25	45	ns			
54*	TccF	CCP1 and CCP2 c	output fall time	PIC16 C 66/67	_	10	25	ns		
				PIC16 LC 66/67	—	25	45	ns		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 23-8: PARALLEL SLAVE PORT TIMING (PIC16C67)





TABLE 23-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C67)


Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
62*	TdtV2wrH	Data in valid before \overline{WR}^{\uparrow} or \overline{CS}^{\uparrow} (setup time)		20	_	—	ns	
				25	_	-	ns	Extended Range Only
63*	TwrH2dtl	\overline{WR}^{\uparrow} or \overline{CS}^{\uparrow} to data–in invalid (hold	PIC16 C 67	20	—	-	ns	
		time)	PIC16 LC 67	35	_	_	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid		_	_	80	ns	
				-	_	90	ns	Extended Range Only
65*	TrdH2dtl	\overline{RD} or \overline{CS} to data–out invalid		10	—	30	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.







© 1997 Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





FIGURE 23-12: SPI SLAVE MODE TIMING (CKE = 1)



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input	Тсү	—	—	ns	
71*	TscH	SCK input high time (slave mode)	TCY + 20	—	—	ns	
72*	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	100	—	—	ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	100	—	—	ns	
75*	TdoR	SDO data output rise time	—	10	25	ns	
76*	TdoF	SDO data output fall time	—	10	25	ns	
77*	TssH2doZ	SS↑ to SDO output hi-impedance	10	_	50	ns	
78*	TscR	SCK output rise time (master mode)	—	10	25	ns	
79*	TscF	SCK output fall time (master mode)	—	10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge	—	—	50	ns	
81*	TdoV2scH, TdoV2scL	SDO data output setup to SCK edge	Тсү	—	—	ns	
82*	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$ edge	—	—	50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5Tcy + 40	—	—	ns	


TABLE 23-8: SPI MODE REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 23-13: I²C BUS START/STOP BITS TIMING



I²C BUS START/STOP BITS REQUIREMENTS **TABLE 23-9**:

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90*	TSU:STA	START condition	100 kHz mode	4700	—	—	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	—	—	-	condition
91*	THD:STA	START condition	100 kHz mode	4000	—	—	20	After this period the first clock
		Hold time	400 kHz mode	600	_	—	ns	pulse is generated
92*	TSU:STO	STOP condition	100 kHz mode	4700	—	-	-	
		Setup time	400 kHz mode	600	—	—	ns	
93	THD:STO	STOP condition	100 kHz mode	4000	—	—		
		Hold time	400 kHz mode	600	—	—	ns	

These parameters are characterized but not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 23-10: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100*	Thigh	Clock high time	100 kHz mode	4.0	_	μs	Device must operate at a min- imum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a min- imum of 10 MHz
			SSP Module	1.5Tcy	—		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a min- imum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a min- imum of 10 MHz
			SSP Module	1.5TCY	_		
102*	Tr	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	—	μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92*	TSU:STO	STOP condition setup	100 kHz mode	4.7	—	μs	
		time	400 kHz mode	0.6	—	μs	
109*	ΤΑΑ	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_	—	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7		μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission car start
	Cb	Bus capacitive loading		_	400	pF	

These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 23-15: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 23-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120*	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16 C 66/67	—	—	80	ns	
		Clock high to data out valid	PIC16 LC 66/67	—	—	100	ns	
121*	Tckrf	Clock out rise time and fall time	PIC16 C 66/67	—	—	45	ns	
		(Master Mode)	PIC16 LC 66/67	—	—	50	ns	
122*	Tdtrf	Data out rise time and fall time	PIC16 C 66/67	—	—	45	ns	
			PIC16LC66/67	—	—	50	ns	

* These parameters are characterized but not tested.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-16: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 23-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125*	TdtV2ckL	$\frac{\text{SYNC RCV (MASTER \& SLAVE)}}{\text{Data setup before CK } (\text{DT setup time})}$	15	_	_	ns	
126*	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	—	_	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not **†**: tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

24.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR: PIC16C62, PIC16C62A, PIC16CR62, PIC16C63, PIC16C64, PIC16C64A, PIC16CR64, PIC16C65A, PIC16C66, PIC16C67

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

Note: The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at, 25° C, while 'max' or 'min' represents (mean +3 σ) and (mean -3 σ) respectively where σ is standard deviation.

FIGURE 24-1: TYPICAL IPD vs. VDD (WDT DISABLED, RC MODE)






FIGURE 24-2: MAXIMUM IPD vs. VDD (WDT DISABLED, RC MODE)




© 1997 Microchip Technology Inc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67










FIGURE 24-6: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 24-7: TYPICAL RC OSCILLATOR **FREQUENCY vs. VDD**









FIGURE 24-8: TYPICAL IPD vs. VDD BROWN-OUT DETECT ENABLED (RC




















pF, 85°C TO -40°C, RC MODE)




Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67











Data based on matrix samples. See first page of this section for details.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




TABLE 24-1: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average					
Cexi	NEXI	Fosc @ 5V, 25°C					
22 pF	5k	4.12 MHz	± 1.4%				
	10k	2.35 MHz	± 1.4%				
	100k	268 kHz	± 1.1%				
100 pF	3.3k	1.80 MHz	± 1.0%				
	5k	1.27 MHz	± 1.0%				
	10k	688 kHz	± 1.2%				
	100k	77.2 kHz	± 1.0%				
300 pF	3.3k	707 kHz	± 1.4%				
	5k	501 kHz	± 1.2%				
	10k	269 kHz	± 1.6%				
	100k	28.3 kHz	± 1.1%				

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5V.

FIGURE 24-19: TRANSCONDUCTANCE(gm) OF HS OSCILLATOR vs. VDD




FIGURE 24-20: TRANSCONDUCTANCE(gm) OF LP OSCILLATOR vs. VDD








FIGURE 24-21: TRANSCONDUCTANCE(gm) OF XT OSCILLATOR vs. VDD



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67











TABLE 24-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATORS

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2	
LP	32 kHz	33 pF	33 pF	
	200 kHz	15 pF	15 pF	
XT	200 kHz	47-68 pF	47-68 pF	
	1 MHz	15 pF	15 pF	
	4 MHz	15 pF	15 pF	
HS	4 MHz	15 pF	15 pF	
	8 MHz	15-33 pF	15-33 pF	
	20 MHz	15-33 pF	15-33 pF	
Crystals Used				
32 kHz	Epson C-00)1R32.768K-A	± 20 PPM	
200 kHz	STD XTL 2	00.000KHz	± 20 PPM	
1 MHz	ECS ECS-1	0-13-1	± 50 PPM	
4 MHz	ECS ECS-4	ECS ECS-40-20-1		
8 MHz	EPSON CA	-301 8.000M-C	± 30 PPM	
20 MHz	EPSON CA	-301 20.000M-C	± 30 PPM	







FIGURE 24-25: TYPICAL IDD vs. FREQUENCY (LP MODE, 25°C)








FIGURE 24-27: TYPICAL IDD vs. FREQUENCY







FIGURE 24-28: MAXIMUM IDD vs. FREQUENCY (XT MODE, -40°C TO 85°C)




Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67






25.0 PACKAGING INFORMATION

25.1 <u>18-Lead Plastic Dual In-line (300 mil) (P)</u>




	Package Group: Plastic Dual In-Line (PLA)								
		Millimeters			Inches				
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0 °	10°				
А	_	4.064		_	0.160				
A1	0.381	_		0.015	_				
A2	3.048	3.810		0.120	0.150				
В	0.355	0.559		0.014	0.022				
B1	1.524	1.524	Reference	0.060	0.060	Reference			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	22.479	23.495		0.885	0.925				
D1	20.320	20.320	Reference	0.800	0.800	Reference			
E	7.620	8.255		0.300	0.325				
E1	6.096	7.112		0.240	0.280				
e1	2.489	2.591	Typical	0.098	0.102	Typical			
eA	7.620	7.620	Reference	0.300	0.300	Reference			
eB	7.874	9.906		0.310	0.390				
L	3.048	3.556		0.120	0.140				
N	18	18		18	18				
S	0.889	_		0.035	_				
S1	0.127	_		0.005	_				



25.2 28-Lead Plastic Dual In-line (300 mil) (SP)


	Package Group: Plastic Dual In-Line (PLA)									
		Millimeters			Inches					
Symbol	Min	Мах	Notes	Min	Max	Notes				
α	0°	10°		0 °	10°					
А	3.632	4.572		0.143	0.180					
A1	0.381	_		0.015	_					
A2	3.175	3.556		0.125	0.140					
В	0.406	0.559		0.016	0.022					
B1	1.016	1.651	Typical	0.040	0.065	Typical				
B2	0.762	1.016	4 places	0.030	0.040	4 places				
B3	0.203	0.508	4 places	0.008	0.020	4 places				
С	0.203	0.331	Typical	0.008	0.013	Typical				
D	34.163	35.179		1.385	1.395					
D1	33.020	33.020	Reference	1.300	1.300	Reference				
Е	7.874	8.382		0.310	0.330					
E1	7.112	7.493		0.280	0.295					
e1	2.540	2.540	Typical	0.100	0.100	Typical				
eA	7.874	7.874	Reference	0.310	0.310	Reference				
eB	8.128	9.652		0.320	0.380					
L	3.175	3.683		0.125	0.145					
Ν	28	28		28	28					
S	0.584	1.220		0.023	0.048					

25.3 40-Lead Plastic Dual In-line (600 mil) (P)




Package Group: Plastic Dual In-Line (PLA)									
		Millimeters			Inches				
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
А	_	5.080		_	0.200				
A1	0.381	_		0.015	-				
A2	3.175	4.064		0.125	0.160				
В	0.355	0.559		0.014	0.022				
B1	1.270	1.778	Typical	0.050	0.070	Typical			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	51.181	52.197		2.015	2.055				
D1	48.260	48.260	Reference	1.900	1.900	Reference			
E	15.240	15.875		0.600	0.625				
E1	13.462	13.970		0.530	0.550				
e1	2.489	2.591	Typical	0.098	0.102	Typical			
eA	15.240	15.240	Reference	0.600	0.600	Reference			
eB	15.240	17.272		0.600	0.680				
L	2.921	3.683		0.115	0.145				
Ν	40	40		40	40				
S	1.270	_		0.050	_				
S1	0.508	_		0.020	-				

25.4 <u>18-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body) (SO)</u>




	Package Group: Plastic SOIC (SO)									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	8°		0°	8°					
Α	2.362	2.642		0.093	0.104					
A1	0.101	0.300		0.004	0.012					
В	0.355	0.483		0.014	0.019					
С	0.241	0.318		0.009	0.013					
D	11.353	11.735		0.447	0.462					
E	7.416	7.595		0.292	0.299					
е	1.270	1.270	Reference	0.050	0.050	Reference				
Н	10.007	10.643		0.394	0.419					
h	0.381	0.762		0.015	0.030					
L	0.406	1.143		0.016	0.045					
Ν	18	18		18	18					
CP	_	0.102		_	0.004					

25.5 <u>28-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body) (SO)</u>




	Package Group: Plastic SOIC (SO)									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	8 °		0°	8 °					
А	2.362	2.642		0.093	0.104					
A1	0.101	0.300		0.004	0.012					
В	0.355	0.483		0.014	0.019					
С	0.241	0.318		0.009	0.013					
D	17.703	18.085		0.697	0.712					
E	7.416	7.595		0.292	0.299					
е	1.270	1.270	Typical	0.050	0.050	Typical				
Н	10.007	10.643		0.394	0.419					
h	0.381	0.762		0.015	0.030					
L	0.406	1.143		0.016	0.045					
Ν	28	28		28	28					
CP	-	0.102		-	0.004					




25.6 <u>18-Lead Ceramic CERDIP Dual In-line with Window (300 mil) (JW)</u>

	Ра	ckage Group: (Ceramic CERDIP	Dual In-Line (C	DP)		
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
А	_	5.080			0.200		
A1	0.381	1.778		0.015	0.070		
A2	3.810	4.699		0.150	0.185		
A3	3.810	4.445		0.150	0.175		
В	0.355	0.585		0.014	0.023		
B1	1.270	1.651	Typical	0.050	0.065	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	22.352	23.622		0.880	0.930		
D1	20.320	20.320	Reference	0.800	0.800	Reference	
E	7.620	8.382		0.300	0.330		
E1	5.588	7.874		0.220	0.310		
e1	2.540	2.540	Reference	0.100	0.100	Reference	
eA	7.366	8.128	Typical	0.290	0.320	Typical	
eB	7.620	10.160		0.300	0.400		
L	3.175	3.810		0.125	0.150		
Ν	18	18		18	18		
S	0.508	1.397		0.020	0.055		
S1	0.381	1.270		0.015	0.050		




25.7 28-Lead Ceramic CERDIP Dual In-line with Window (300 mil)) (JW)

	Pa	ckage Group:	Ceramic CERDIP	Dual In-Line (C	DP)	
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0 °	10°	
А	3.30	5.84		.130	0.230	
A1	0.38	_		0.015	_	
A2	2.92	4.95		0.115	0.195	
В	0.35	0.58		0.014	0.023	
B1	1.14	1.78	Typical	0.045	0.070	Typical
С	0.20	0.38	Typical	0.008	0.015	Typical
D	34.54	37.72		1.360	1.485	
D2	32.97	33.07	Reference	1.298	1.302	Reference
E	7.62	8.25		0.300	0.325	
E1	6.10	7.87		0.240	0.310	
е	2.54	2.54	Typical	0.100	0.100	Typical
eA	7.62	7.62	Reference	0.300	0.300	Reference
eB	_	11.43			0.450	
L	2.92	5.08		0.115	0.200	
Ν	28	28		28	28	
D1	0.13			0.005	_	



25.8 40-Lead Ceramic CERDIP Dual In-line with Window (600 mil) (JW)


	Package Group: Ceramic CERDIP Dual In-Line (CDP)									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	10°		0 °	10°					
А	4.318	5.715		0.170	0.225					
A1	0.381	1.778		0.015	0.070					
A2	3.810	4.699		0.150	0.185					
A3	3.810	4.445		0.150	0.175					
В	0.355	0.585		0.014	0.023					
B1	1.270	1.651	Typical	0.050	0.065	Typical				
С	0.203	0.381	Typical	0.008	0.015	Typical				
D	51.435	52.705		2.025	2.075					
D1	48.260	48.260	Reference	1.900	1.900	Reference				
E	15.240	15.875		0.600	0.625					
E1	12.954	15.240		0.510	0.600					
e1	2.540	2.540	Reference	0.100	0.100	Reference				
eA	14.986	16.002	Typical	0.590	0.630	Typical				
eB	15.240	18.034		0.600	0.710					
L	3.175	3.810		0.125	0.150					
N	40	40		40	40					
S	1.016	2.286		0.040	0.090					
S1	0.381	1.778		0.015	0.070					




25.9 28-Lead Ceramic Side Brazed Dual In-Line with Window (300 mil) (JW)

	Pacl	age Group: Ce	ramic Side Braze	d Dual In-Line	(CER)	
Cumb al		Millimeters		Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0 °	10°		0°	10°	
А	3.937	5.030		0.155	0.198	
A1	1.016	1.524		0.040	0.060	
A2	2.921	3.506		0.115	0.138	
A3	1.930	2.388		0.076	0.094	
В	0.406	0.508		0.016	0.020	
B1	1.219	1.321	Typical	0.048	0.052	
С	0.228	0.305	Typical	0.009	0.012	
D	35.204	35.916		1.386	1.414	
D1	32.893	33.147	Reference	1.295	1.305	
Е	7.620	8.128		0.300	0.320	
E1	7.366	7.620		0.290	0.300	
e1	2.413	2.667	Typical	0.095	0.105	
eA	7.366	7.874	Reference	0.290	0.310	
eB	7.594	8.179		0.299	0.322	
L	3.302	4.064		0.130	0.160	
Ν	28	28		28	28	
S	1.143	1.397		0.045	0.055	
S1	0.533	0.737		0.021	0.029	






	Package Group: Plastic SSOP									
		Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Мах	Notes				
α	0°	8°		0°	8 °					
А	1.730	1.990		0.068	0.078					
A1	0.050	0.210		0.002	0.008					
В	0.250	0.380		0.010	0.015					
С	0.130	0.220		0.005	0.009					
D	10.070	10.330		0.396	0.407					
E	5.200	5.380		0.205	0.212					
е	0.650	0.650	Reference	0.026	0.026	Reference				
Н	7.650	7.900		0.301	0.311					
L	0.550	0.950		0.022	0.037					
Ν	28	28		28	28					
CP	-	0.102		-	0.004					




25.11 44-Lead Plastic Leaded Chip Carrier (Square) (PLCC)

	Package Group: Plastic Leaded Chip Carrier (PLCC)								
		Millimeters			Inches				
Symbol	Min	Max	Notes	Min	Мах	Notes			
А	4.191	4.572		0.165	0.180				
A1	2.413	2.921		0.095	0.115				
D	17.399	17.653		0.685	0.695				
D1	16.510	16.663		0.650	0.656				
D2	15.494	16.002		0.610	0.630				
D3	12.700	12.700	Reference	0.500	0.500	Reference			
E	17.399	17.653		0.685	0.695				
E1	16.510	16.663		0.650	0.656				
E2	15.494	16.002		0.610	0.630				
E3	12.700	12.700	Reference	0.500	0.500	Reference			
Ν	44	44		44	44				
CP	_	0.102		-	0.004				
LT	0.203	0.381		0.008	0.015				





		Packag	ge Group: Plasti	c MQFP		
		Millimeters		Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	7 °		0°	7 °	
А	2.000	2.350		0.078	0.093	
A1	0.050	0.250		0.002	0.010	
A2	1.950	2.100		0.768	0.083	
b	0.300	0.450	Typical	0.011	0.018	Typical
С	0.150	0.180		0.006	0.007	
D	12.950	13.450		0.510	0.530	
D1	9.900	10.100		0.390	0.398	
D3	8.000	8.000	Reference	0.315	0.315	Reference
Е	12.950	13.450		0.510	0.530	
E1	9.900	10.100		0.390	0.398	
E3	8.000	8.000	Reference	0.315	0.315	Reference
е	0.800	0.800		0.031	0.032	
L	0.730	1.030		0.028	0.041	
N	44	44		44	44	
CP	0.102	_		0.004	_	



25.13 44-Lead Plastic Surface Mount (TQFP 10x10 mm Body 1.0/0.10 mm Lead Form) (TQ)


	Package Group: Plastic TQFP							
		Millimeters						
Symbol	Min	Max	Notes	Min	Max	Notes		
A	1.00	1.20		0.039	0.047			
A1	0.05	0.15		0.002	0.006			
A2	0.95	1.05		0.037	0.041			
D	11.75	12.25		0.463	0.482			
D1	9.90	10.10		0.390	0.398			
E	11.75	12.25		0.463	0.482			
E1	9.90	10.10		0.390	0.398			
L	0.45	0.75		0.018	0.030			
е	0.80	BSC		0.03	I BSC			
b	0.30	0.45		0.012	0.018			
b1	0.30	0.40		0.012	0.016			
С	0.09	0.20		0.004	0.008			
c1	0.09	0.16		0.004	0.006			
Ν	44	44		44	44			
Θ	0°	7 °		0°	7°			

Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.

2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.

3: This outline conforms to JEDEC MS-026.

25.14 Package Marking Information



Legend:	MMM	Microchip part number information		
	XXX	Customer specific information*		
	AA	Year code (last 2 digits of calender year)		
	BB	Week code (week of January 1 is week '01')		
	C D1	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A. Mask revision number for microcontroller		
	D ₁ D ₂	Mask revision number for EEPROM		
	E	Assembly code of the plant or country of origin in which part was assembled.		
line, it will be carried over to		t the full Microchip part number cannot be marked on one be carried over to the next line thus limiting the number of naracters for customer specific information.		

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Package Marking Information (Cont'd)

28-Lead SOIC



28-Lead CERDIP Skinny Windowed



28-Lead Side Brazed Skinny Windowed



28-Lead SSOP



Example

PIC16C62

20I/SS025

9517SBP

Example

Example

Example

 $\overline{\mathcal{M}}$

PIC16C62-20/S0111


5 9515SBA

PIC16C62/JW

PIC16C66/JW

9517CAT

9517SBT




Note:	line, it will t	e event the full Microchip part number cannot be marked on one t will be carried over to the next line thus limiting the number of able characters for customer specific information.	
	D ₁ E	Mask revision number for microcontroller Assembly code of the plant or country of origin in which part was assembled.	
	С	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A.	
	AA BB	Year code (last 2 digits of calender year) Week code (week of January 1 is week '01')	
	XXX	Customer specific information*	
Legend:	MMM	Microchip part number information	


Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Package Marking Information (Cont'd)

40-Lead CERDIP Windowed




44-Lead PLCC




44-Lead MQFP




Example



Example



Example



44-Lead TQFP	Example
∞	
МММММММ	PIC16C64A
	-10/TQ
AABBCDE	⊖ AABBCDE

Legend:	MMM	Microchip part number information
	XXX	Customer specific information*
	AA	Year code (last 2 digits of calender year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A.
	D ₁	Mask revision number for microcontroller
	E	Assembly code of the plant or country of origin in which part was assembled.
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.	

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

APPENDIX A: MODIFICATIONS

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits. This allows larger page sizes both in program memory (2K now as opposed to 512 before) and register file (128 bytes now versus 32 bytes before).
- 2. A PC high latch register (PCLATH) is added to handle program memory paging. PA2, PA1, PA0 bits are removed from STATUS register.
- 3. Data memory paging is redefined slightly. STA-TUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
 Two instructions TRIS and OPTION are being phased out although they are kept for compati-bility with PIC16C5X.
- 5. OPTION and TRIS registers are made addressable.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- 9. Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake-up from SLEEP through interrupt is added.
- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT), are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change feature.
- 13. Timer0 pin is also a port pin (RA4/T0CKI) now.
- 14. FSR is made a full 8-bit register.
- 15. "In-circuit programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, VSS, VPP, RB6 (clock) and RB7 (data in/out).
- Power Control register (PCON) is added with a Power-on Reset status bit (POR).(Not on the PIC16C61).
- Brown-out Reset has been added to the following devices: PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/ 67

APPENDIX B: COMPATIBILITY

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

APPENDIX C: WHAT'S NEW

Added PIC16CR63 and PIC16CR65 devices.

Added PIC16C66 and PIC16C67 devices. The PIC16C66/67 devices have 368 bytes of data memory distributed in 4 banks and 8K of program memory in 4 pages. These two devices have an enhanced SPI that supports both clock phase and polarity. The USART has been enhanced.

When upgrading to the PIC16C66/67 please note that the upper 16 bytes of data memory in banks 1,2, and 3 are mapped into bank 0. This may require relocation of data memory usage in the user application code.

Q-cycles for instruction execution were added to Section 14.0 Instruction Set Summary.

APPENDIX D: WHAT'S CHANGED

Minor changes, spelling and grammatical changes.

Divided SPI section into SPI for the PIC16C66/67 (Section 11.3) and SPI for all other devices (Section 11.2).

Added the following note for the USART. This applies to all devices except the PIC16C66 and PIC16C67.

For the PIC16C63/R63/65/65A/R65 the asynchronous high speed mode (BRGH = 1) may experience a high rate of receive errors. It is recommended that BRGH = 0. If you desire a higher baud rate than BRGH = 0 can support, refer to the device errata for additional information or use the PIC16C66/67.

APPENDIX E: PIC16/17 MICROCONTROLLERS

E.1 PIC12CXXX Family of Devices

		PIC12C508	PIC12C509	PIC12C671	PIC12C672
Clock	Maximum Frequency of Operation (MHz)	4	4	4	4
Maman	EPROM Program Memory	512 x 12	1024 x 12	1024 x 14	2048 x 14
Memory	Data Memory (bytes)	25	41	128	128
Derinherele	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
Peripherals	A/D Converter (8-bit) Channels	—	_	4	4
	Wake-up from SLEEP on pin change	Yes	Yes	Yes	Yes
	I/O Pins	5	5	5	5
	Input Pins	1	1	1	1
Features	Internal Pull-ups	Yes	Yes	Yes	Yes
	Voltage Range (Volts)	2.5-5.5	2.5-5.5	2.5-5.5	2.5-5.5
	In-Circuit Serial Programming	Yes	Yes	Yes	Yes
	Number of Instructions	33	33	35	35
	Packages	8-pin DIP, SOIC	8-pin DIP, SOIC	8-pin DIP, SOIC	8-pin DIP, SOIC

All PIC12C5XX devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC12C5XX devices use serial programming with data pin GP1 and clock pin GP0.

E.2 PIC14C000 Family of Devices

		PIC14C000
Clock	Maximum Frequency of Operation (MHz)	20
	EPROM Program Memory (x14 words)	4К
Memory	Data Memory (bytes)	192
Memory	Timer Module(s)	TMR0 ADTMR
Peripherals	Serial Port(s) (SPI/I ² C, USART)	I ² C with SMBus Support
	Slope A/D Converter Channels	8 External; 6 Internal
	Interrupt Sources	11
	I/O Pins	22
	Voltage Range (Volts)	2.7-6.0
Features	In-Circuit Serial Programming	Yes
	Additional On-chip Features	Internal 4MHz Oscillator, Bandgap Reference, Temperature Sensor, Calibration Factors, Low Voltage Detector, SLEEP, HIBERNATE, Comparators with Programmable References (2)
	Packages	28-pin DIP (.300 mil), SOIC, SSOP

E.3 PIC16C15X Family of Devices

		PIC16C154	PIC16CR154	PIC16C156	PIC16CR156	PIC16C158	PIC16CR158
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x12 words)	512	—	1K		2К	—
Memory	ROM Program Memory (x12 words)	-	512	_	1K		2К
	RAM Data Memory (bytes)	25	25	25	25	73	73
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0
	I/O Pins	12	12	12	12	12	12
	Voltage Range (Volts)	3.0-5.5	2.5-5.5	3.0-5.5	2.5-5.5	3.0-5.5	2.5-5.5
Features	Number of Instructions	33	33	33	33	33	33
- Cataloo	Packages	18-pin DIP, SOIC; 20-pin SSOP					

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

E.4 PIC16C5X Family of Devices

		PIC16C52	PIC16C54	PIC16C54A	PIC16CR54A	PIC16C55	PIC16C56
Clock	Maximum Frequency of Operation (MHz)	4	20	20	20	20	20
	EPROM Program Memory (x12 words)	384	512	512	—	512	1K
Memory	ROM Program Memory (x12 words)	—	-	-	512	_	—
	RAM Data Memory (bytes)	25	25	25	25	24	25
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0
	I/O Pins	12	12	12	12	20	12
	Voltage Range (Volts)	2.5-6.25	2.5-6.25	2.0-6.25	2.0-6.25	2.5-6.25	2.5-6.25
Features	Number of Instructions	33	33	33	33	33	33
	Packages	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin DIP, SOIC, SSOP	18-pin DIP, SOIC; 20-pin SSOP

		PIC16C57	PIC16CR57B	PIC16C58A	PIC16CR58A
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20
	EPROM Program Memory (x12 words)	2К	—	2К	-
Memory	ROM Program Memory (x12 words)	-	2К	-	2К
	RAM Data Memory (bytes)	72	72	73	73
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
	I/O Pins	20	20	12	12
	Voltage Range (Volts)	2.5-6.25	2.5-6.25	2.0-6.25	2.5-6.25
Features	Number of Instructions	33	33	33	33
	Packages	28-pin DIP, SOIC, SSOP	28-pin DIP, SOIC, SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer (except PIC16C52), selectable code protect and high I/O current capability.

E.5 PIC16C55X Family of Devices

		PIC16C554	PIC16C556 ⁽¹⁾	PIC16C558
Clock	Maximum Frequency of Operation (MHz)	20	20	20
Memory	EPROM Program Memory (x14 words)	512	1K	2K
lemory	Data Memory (bytes)	80	80	128
	Timer Module(s)	TMR0	TMR0	TMR0
eripherals	Comparators(s)	—	—	—
	Internal Reference Voltage	—	—	—
	Interrupt Sources	3	3	3
	I/O Pins	13	13	13
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0
eatures	Brown-out Reset	—	—	—
	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C5XX Family devices use serial programming with clock pin RB6 and data pin RB7. Note 1: Please contact your local Microchip sales office for availability of these devices.

E.6 PIC16C62X and PIC16C64X Family of Devices

		PIC16C620	PIC16C621	PIC16C622	PIC16C642	PIC16C662
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20
Memory	EPROM Program Memory (x14 words)	512	1K	2К	4K	4K
	Data Memory (bytes)	80	80	128	176	176
	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0
Peripherals	Comparators(s)	2	2	2	2	2
	Internal Reference Voltage	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	4	4	4	4	5
	I/O Pins	13	13	13	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	3.0-6.0	3.0-6.0
Feeturee	Brown-out Reset	Yes	Yes	Yes	Yes	Yes
Features	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin PDIP, SOIC, Windowed CDIP	40-pin PDIP, Windowed CDIP; 44-pin PLCC, MQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high

I/O current capability. All PIC16C62X and PIC16C64X Family devices use serial programming with clock pin RB6 and data pin RB7.

E.7 PIC16C7XX Family of Devces

		PIC16C710	PIC16C71	PIC16C711	PIC16C715	PIC16C72	PIC16CR72 ⁽¹⁾
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x14 words)	512	1K	1K	2K	2К	—
Memory	ROM Program Memory (14K words)	_	_	_	_	_	2К
	Data Memory (bytes)	36	36	68	128	128	128
	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/ PWM Module(s)	_	—	—	—	1	1
	Serial Port(s) (SPI/I ² C, USART)	_	_	_	_	SPI/I ² C	SPI/I ² C
	Parallel Slave Port	—	—	—	—	_	—
	A/D Converter (8-bit) Channels	4	4	4	4	5	5
	Interrupt Sources	4	4	4	4	8	8
	I/O Pins	13	13	13	13	22	22
	Voltage Range (Volts)	3.0-6.0	3.0-6.0	3.0-6.0	3.0-5.5	2.5-6.0	3.0-5.5
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	_	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC, SSOP

		PIC16C73A	PIC16C74A	PIC16C76	PIC16C77
Clock	Maximum Frequency of Oper- ation (MHz)	20	20	20	20
Memory	EPROM Program Memory (x14 words)	4K	4К	8K	8K
	Data Memory (bytes)	192	192	368	368
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Mod- ule(s)	2	2	2	2
	Serial Port(s) (SPI/I ² C, US- ART)	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART
	Parallel Slave Port	—	Yes	—	Yes
	A/D Converter (8-bit) Channels	5	8	5	8
	Interrupt Sources	11	12	11	12
	I/O Pins	22	33	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	Yes	Yes	Yes
	Packages	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C7XX Family devices use serial programming with clock pin RB6 and data pin RB7. Note 1: Please contact your local Microchip sales office for availability of these devices.

E.8 PIC16C8X Family of Devices

		PIC16F83	PIC16CR83	PIC16F84	PIC16CR84
Clock	Maximum Frequency of Operation (MHz)	10	10	10	10
	Flash Program Memory	512	—	1K	—
	EEPROM Program Memory	—	_	—	—
Memory	ROM Program Memory	—	512	—	1K
	Data Memory (bytes)	36	36	68	68
	Data EEPROM (bytes)	64	64	64	64
Peripher- als	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
	Interrupt Sources	4	4	4	4
	I/O Pins	13	13	13	13
Features	Voltage Range (Volts)	2.0-6.0	2.0-6.0	2.0-6.0	2.0-6.0
	Packages	18-pin DIP, SOIC	18-pin DIP, SOIC	18-pin DIP, SOIC	18-pin DIP, SOIC

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C8X Family devices use serial programming with clock pin RB6 and data pin RB7.

E.9 PIC16C9XX Family Of Devices

		PIC16C923	PIC16C924
Clock	Maximum Frequency of Operation (MHz)	8	8
Marria	EPROM Program Memory	4K	4K
Memory	Data Memory (bytes)	176	176
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
	Capture/Compare/PWM Module(s)	1	1
Peripherals	Serial Port(s) (SPI/I ² C, USART)	SPI/I ² C	SPI/I ² C
	Parallel Slave Port	—	-
	A/D Converter (8-bit) Channels	—	5
	LCD Module	4 Com, 32 Seg	4 Com, 32 Seg
	Interrupt Sources	8	9
	I/O Pins	25	25
	Input Pins	27	27
	Voltage Range (Volts)	3.0-6.0	3.0-6.0
Features	In-Circuit Serial Programming	Yes	Yes
	Brown-out Reset	—	-
	Packages	64-pin SDIP ⁽¹⁾ , TQFP; 68-pin PLCC, Die	64-pin SDIP ⁽¹⁾ , TQFP; 68-pin PLCC, Die

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C9XX Family devices use serial programming with clock pin RB6 and data pin RB7.

E.10 PIC17CXXX Family of Devices

		PIC17C42A	PIC17CR42	PIC17C43	PIC17CR43	PIC17C44
Clock	Maximum Frequency of Operation (MHz)	33	33	33	33	33
	EPROM Program Memory (words)	2K	-	4K	-	8K
Memory	ROM Program Memory (words)	-	2К	—	4K	—
	RAM Data Memory (bytes)	232	232	454	454	454
Peripherals	Timer Module(s)	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3
	Captures/PWM Module(s)	2	2	2	2	2
	Serial Port(s) (USART)	Yes	Yes	Yes	Yes	Yes
	Hardware Multiply	Yes	Yes	Yes	Yes	Yes
	External Interrupts	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	11	11	11	11	11
	I/O Pins	33	33	33	33	33
Features	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
	Number of Instructions	58	58	58	58	58
	Packages	40-pin DIP; 44-pin PLCC, MQFP, TQFP				

		PIC17C752	PIC17C756
Clock	Maximum Frequency of Operation (MHz)	33	33
	EPROM Program Memory (words)	8K	16K
Memory	ROM Program Memory (words)	_	—
	RAM Data Memory (bytes)	454	902
Peripherals	Timer Module(s)	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3
	Captures/PWM Module(s)	4/3	4/3
	Serial Port(s) (USART)	2	2
	Hardware Multiply	Yes	Yes
	External Interrupts	Yes	Yes
	Interrupt Sources	18	18
	I/O Pins	50	50
Features	Voltage Range (Volts)	3.0-6.0	3.0-6.0
	Number of Instructions	58	58
	Packages	64-pin DIP; 68-pin LCC, 68-pin TQFP	64-pin DIP; 68-pin LCC, 68-pin TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

PIN COMPATIBILITY

Devices that have the same package type and VDD, VSS and $\overline{\text{MCLR}}$ pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

Pin Compatible Devices	Package
PIC12C508, PIC12C509, PIC12C671, PIC12C672	8-pin
PIC16C154, PIC16CR154, PIC16C156, PIC16CR156, PIC16C158, PIC16CR158, PIC16C52, PIC16C54, PIC16C54A, PIC16C54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622 PIC16C641, PIC16C642, PIC16C661, PIC16C662 PIC16C710, PIC16C71, PIC16C711, PIC16C715 PIC16F83, PIC16CR83, PIC16F84A, PIC16CR84	18-pin, 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16CR62, PIC16C62A, PIC16C63, PIC16CR63, PIC16C66, PIC16C72, PIC16C73A, PIC16C76	28-pin
PIC16CR64, PIC16C64A, PIC16C65A, PIC16CR65, PIC16C67, PIC16C74A, PIC16C77	40-pin
PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44	40-pin
PIC16C923, PIC16C924	64/68-pin
PIC17C756, PIC17C752	64/68-pin

TABLE E-1: PIN COMPATIBLE DEVICES

NOTES:

INDEX

Numerics

9-bit Receive Enable bit, RX9	106
9-bit Transmit Enable bit, TX9	105
9th bit of received data, RX9D	106
9th bit of transmit data, TX9D	105

Α

Absolute Maximum	
Ratings	63
ACK	01
ALU	. 9
Application Notes	
AN552 (Implementing Wake-up on Key Stroke)	53
AN556 (Implementing a Table Read)	48
AN594 (Using the CCP Modules)	77
Architectural Overview	. 9

в

Baud Rate Formula	107
Baud Rate Generator	107
Baud Rates	
Asynchronous Mode	
Error, Calculating	
RX Pin Sampling, Timing Diagrams	110, 111
Sampling	
Synchronous Mode	
BF	
Block Diagrams	,,
Capture Mode Operation	78
Compare Mode	
Crystal Oscillator, Ceramic Resonator	125
External Brown-out Protection	135
External Parallel Resonant Crystal Circuit	
External Power-on Reset	
External Series Resonant Crystal Circuit	
I ² C Mode	
In-circuit Programming Connections	
Interrupt Logic	
On-chip Reset Circuit	
Parallel Slave Port, PORTD-PORTE	
PIC16C61	-
PIC16C62	
PIC16C62A	
PIC16C63	
PIC16C64	
PIC16C64A	
PIC16C65	
PIC16C65A	
PIC16C66 PIC16C67	
PIC16CR62	
PIC16CR62	
PIC16CR63	
PIC16CR65	
PORTD (I/O Mode)	
PORTE (I/O Mode)	
PWM	
RA3:RA0 pins	
RA4/T0CKI pin	
RA5 pin	
RB3:RB0 pins	
RB7:RB4 pins	
RC Oscillator Mode	

SPI Master/Slave Connection8	
SSP in I ² C Mode9	
SSP in SPI Mode86, 9	
Timer0	
Timer0/WDT Prescaler6	-
Timer1	
Timer2	
USART Receive	
USART Transmit11	
Watchdog Timer14	
BOR	
BOR	
BRGH	
Brown-out Reset (BOR)	
Brown-out Reset Status bit, BOR	
Buffer Full Status bit, BF84, 8	9
С	
	-
C	
C Compiler	
Capture Block Diagram7	0
5	
Mode7 Pin Configuration	
5	
Prescaler7 Software Interrupt7	
Capture Interrupt	
Capture Interrupt	0
Capture Mode	0
Capture Mode Block Diagram7	
CCP17	
CCP2	
Compare Mode7	
Compare Mode Block Diagram	
Overview	
Prescaler	
PWM Block Diagram8	
PWM Mode	
PWM, Example Frequencies/Resolutions	
Section	
Carry	
Carry bit	
CCP Module Interaction7	
CCP pin Configuration	
CCP to Timer Resource Use	
CCP1 Interrupt Enable bit, CCP1IE	
CCP1 Interrupt Flag bit, CCP1IF	
CCP1 Mode Select bits	
CCP1CON	
CCP1IE	
CCP1IF	
	1
CCP1M3:CCM1M07 CCP1X:CCP1Y7	1 '8

 CCP2 Interrupt Flag bit, CCP2IF
 46

 CCP2 Mode Select bits
 78

 CCP2CON
 24, 26, 28, 30, 32, 34

 CCP2IE
 45

 CCP2IF
 46

 CCP2M3:CCP2M0
 78

 CCP2X:CCP2Y
 78

 CCPR1H
 24, 26, 28, 30, 32, 34

 CCPR2H
 24, 26, 28, 30, 32, 34

 CCPR2H
 24, 26, 28, 30, 32, 34

 CCPR2H
 24, 26, 28, 30, 32, 34

 CCPR2L
 89

 CKP
 85, 90

Clearing Interrupts	53
Clock Polarity Select bit, CKP	85, 90
Clock Polarity, SPI Mode	
Clock Source Select bit, CSRC	105
Clocking Scheme	
Code Examples	
Changing Between Capture Prescalers	79
Ensuring Interrupts are Globally Disabled	136
Indirect Addressing	
Initializing PORTA	51
Initializing PORTB	53
Initializing PORTC	55
Loading the SSPBUF Register	
Loading the SSPBUF register	
Reading a 16-bit Free-running Timer	73
Read-Modify-Write on an I/O Port	60
Saving Status, W, and PCLATH Registers	
Subroutine Call, Page0 to Page1	
Code Protection	
Compare	
Block Diagram	79
Mode	79
Pin Configuration	79
Software Interrupt	79
Special Event Trigger	79
Computed GOTO	
Configuration Bits	
Configuration Word, Diagram	
Connecting Two Microcontrollers	
Continuous Receive Enable bit, CREN	
CREN	
CSRC	105
D	
-	
D/Ā	
Data/Address bit, D/Ā	84, 89
Data Memory	
Organization	
Section	20
Data Sheet	007
Compatibility	
Modifications	
What's New	
DC DC CHARACTERISTICS 164, 184, 200, 216, 232,	
Development Support	
Development Tools	159
Device Drawings 18-Lead Ceramic CERDIP Dual In-line	
with Window (300 mil)	200
18-Lead Plastic Dual In-line (300 mil)	290 201

Digit Carry 9 Digit Carry bit 36 Direct Addressing 45	5
E	
Electrical Characteristics 163, 183, 199, 215, 231, 247, 263 External Clock Synchronization, TMR0	
F	
Family of Devices	
PIC12CXXX	9
PIC14C000	9
PIC16C15X	
PIC16C55X	
PIC16C5X	
PIC16C62X and PIC16C64X	
PIC16C6X	
PIC16C8X	
PIC16C9XX	
PIC17CXX	
FERR 106	6
Framing Error bit, FERR 106	
FSR 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34	4
Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 159, 167	1
G	
General Description	5
General Purpose Registers	
GIE	
Global Interrupt Enable bit, GIE	7
Graphs	
PIC16C6X	
PIC16C6X	
PIC16C61 173	3
PIC16C61 173 H High Baud Rate Select bit, BRGH 105	3
PIC16C61 173 H High Baud Rate Select bit, BRGH 105	3 5
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I I/O Ports, Section	3 5
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I I/O Ports, Section	3 5 1
PIC16C61	3 5 1 0
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I I/O Ports, Section 57 I²C Addressing 100 Addressing I²C Devices 96	3 5 1 6
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I I/O Ports, Section 57 I²C Addressing 100 Addressing I²C Devices 96 Arbitration 96	3 5 1 6 8
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I I/O Ports, Section 57 I ² C Addressing 100 Addressing I ² C Devices 96 Arbitration 98 Block Diagram 96	3 5 1 0 6 8 9
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I I/O Ports, Section 57 I²C Addressing 100 Addressing I²C Devices 96 Arbitration 96	3 5 1 0 6 8 9 8
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I 100 105 I/O Ports, Section 57 I ² C Addressing 100 Addressing 100 100 Addressing I ² C Devices 96 Arbitration 98 99 Block Diagram 99 99 Clock Synchronization 96 Combined Format 97 1 ² C Operation	3 5 1 0 6 8 9 8 7 9
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I 1/0 Ports, Section 57 I ² C Addressing 100 Addressing I ² C Devices 96 Arbitration 96 Block Diagram 96 Clock Synchronization 97 I ² C Operation 96 I/2 Operation 96 I ² C Overview 96	3 5 1 06898795
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I 100 105 I/O Ports, Section 57 I ² C Addressing 100 Addressing I ² C Devices 96 Arbitration 96 Block Diagram 96 Clock Synchronization 96 I ² C Operation 96 I ² C Overview 96 Initiating and Terminating Data Transfer 96	3 5 1 068987955
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I I/O Ports, Section 57 I ² C Addressing 100 Addressing I ² C Devices 96 Arbitration 96 Block Diagram 96 Clock Synchronization 96 I ² C Operation 96 I ² C Overview 96 Initiating and Terminating Data Transfer 96 Master Mode 100	3 5 1 0689879553
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I 1/0 Ports, Section 57 I ² C Addressing 100 Addressing I ² C Devices 96 Arbitration 96 Block Diagram 96 Clock Synchronization 96 Clock Synchronization 96 I ² C Operation 96 I2C Operation 96 I2C Overview 96 Initiating and Terminating Data Transfer 96 Master Mode 103 Master-Receiver Sequence 97	3 5 1 06898795537
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I 1/0 Ports, Section 57 I ² C Addressing 100 Addressing I ² C Devices 96 Arbitration 96 Block Diagram 96 Clock Synchronization 96 Clock Synchronization 96 I ² C Operation 96 Initiating and Terminating Data Transfer 96 Master Mode 100 Master-Transmitter Sequence 97	3 5 1 068987955377
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I 1/0 Ports, Section 57 I ² C Addressing 100 Addressing I ² C Devices 96 Arbitration 96 Block Diagram 96 Clock Synchronization 96 I ² C Operation 96 I/2 Operation 96 Initiating and Terminating Data Transfer 96 Master Mode 100 Master-Transmitter Sequence 97 Mode 96	35100689879553779
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I 1/0 Ports, Section 57 I ² C Addressing 100 Addressing I ² C Devices 96 Arbitration 96 Block Diagram 96 Clock Synchronization 96 Clock Synchronization 96 I ² C Operation 96 Initiating and Terminating Data Transfer 96 Master Mode 100 Master-Transmitter Sequence 97	35106898795537799
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I I/O Ports, Section 57 I ² C Addressing 100 Addressing I ² C Devices 96 Arbitration 98 Block Diagram 96 Clock Synchronization 96 I ² C Operation 96 I ² C Operation 96 Initiating and Terminating Data Transfer 96 Master Mode 100 Master-Transmitter Sequence 97 Mode 98 Mode 99	3 5 1 0 6 8 9 5 3 7 9 9 8 7 9 9 8 7 9 9 8 7 7 9 9 8
PIC16C61 173 H High Baud Rate Select bit, BRGH 105 I I/O Ports, Section 57 I ² C Addressing 100 Addressing I ² C Devices 96 Arbitration 96 Block Diagram 96 Clock Synchronization 97 I ² C Operation 97 I ² C Overview 97 I ² C Overview 97 IAC Overview 97 IAC Overview 97 INItiating and Terminating Data Transfer 96 Master-Receiver Sequence 97 Master-Transmitter Sequence 97 Mode 99 Mode 99 Mode 99 Mode 99 Mode 97 Master-Transmitter Sequence 97 Mode 99 Mode 99 Multi-Master Mode 100 Reception 107	3 5 1 06898795537799831
PIC16C61 173 H High Baud Rate Select bit, BRGH 106 I 100 106 I/O Ports, Section 57 PC Addressing 100 Addressing I ² C Devices 96 Arbitration 98 Block Diagram 96 Clock Synchronization 96 Combined Format 97 I ² C Overview 96 Initiating and Terminating Data Transfer 96 Master-Receiver Sequence 97 Mode 96 Mode Selection 96 Multi-master 96 Multi-Master Mode 100 Reception 100 Reception Timing Diagram 107	3 5 1 068987955377998311
PIC16C61 173 H High Baud Rate Select bit, BRGH 106 I 100 106 I 100 100 Addressing 12C 100 Addressing 12C 100 Addressing 12C 100 Addressing 12C 100 Clock Synchronization 96 102 Combined Format 97 12C Initiating and Terminating Data Transfer 96 Master Mode 100 Master-Receiver Sequence 97 Mode 98 Mode 99 Mode 99 Mode 99 Multi-master 99 Multi-Master Mode 100 Reception 107 Reception 107 Reception 107 Reception 107	3 5 1 0689879553779983110
PIC16C61 173 H High Baud Rate Select bit, BRGH 106 I 100 106 I/O Ports, Section 57 PC Addressing 100 Addressing I ² C Devices 96 Arbitration 98 Block Diagram 96 Clock Synchronization 96 Combined Format 97 I ² C Overview 96 Initiating and Terminating Data Transfer 96 Master-Receiver Sequence 97 Mode 96 Mode Selection 96 Multi-master 96 Multi-Master Mode 100 Reception 100 Reception Timing Diagram 107	3 5 1 06898795537799831100

44-Lead Plastic Surface Mount (MQFP

18-Lead Plastic Surface Mount

28-Lead Plastic Surface Mount

28-Lead Plastic Surface Mount

40-Lead Ceramic CERDIP Dual In-line

28-Lead Ceramic Side Brazed Dual In-Line

(SOIC - Wide, 300 mil Body)......294 28-Lead Ceramic CERDIP Dual In-line with Window (300 mil))......297

(SOIC - Wide, 300 mil Body)......295

with Window (600 mil)......298

40-Lead Plastic Dual In-line (600 mil) 293

44-Lead Plastic Leaded Chip Carrier (Square) 301

Transfer Acknowledge	00
Transmission	
ID Locations	
IDLE_MODE	
In-circuit Serial Programming	
INDF24, 26, 28,	
Indirect Addressing	
Instruction Cycle	
Instruction Flow/Pipelining	
Instruction Format	143
Instruction Set	
ADDLW	145
ADDLW	
ADDWF	
ANDWF	
BCF	
BSF	146
BTFSC	146
BTFSS	
CALL	
CLRF	
CLRW	148
CLRWDT	
COMF	-
DECF	
-	
DECFSZ	
GOTO	
INCF	
INCFSZ	151
IORLW	151
IORWF	152
MOVF	152
MOVLW	152
MOVWF	
NOP	
OPTION	
RETFIE	
RETLW	
RETURN	
RLF	
RRF	
SLEEP	156
SUBLW	156
SUBWF	157
SWAPF	
TRIS	
XORLW	
XORWF	
Section	
Summary Table	
INTCON	
INTE	
INTEDG	
Interrupt Edge Select bit, INTEDG	
Interrupt on Change Feature	53
Interrupts	
Section	
CCP	
CCP1	-
CCP1 Flag bit	
-	
CCP2 Enable bit	
CCP2 Flag bit	
Context Saving	
Parallel Slave Port Flag bit	
Parallel Slave Prot Read/Write Enable bit	
Port RB	53
RB0/INT	54, 138

RB0/INT Timing Diagram	138
Receive Flag bit	
Timer0	65
Timer0, Timing	
Timing Diagram, Wake-up from SLEEP	142
TMR0	
USART Receive Enable bit	
USART Transmit Enable bit	
USART Transmit Flag bit	
Wake-up	141
Wake-up from SLEEP	
INTF IRP	
IKP	35
L	
Loading the Program Counter	48
	-
М	
MPASM Assembler159	9, 160
MPLAB-C	
MPSIM Software Simulator159	9, 161
0	
•	
OERR	
One-Time-Programmable Devices	
OPCODE	
Open-Drain	
OPTION25, 27, 29, 31, 3	33, 34
Oscillator Start-up Timer (OST)123	3, 129
Oscillators	
Block Diagram, External Parallel Resonant Crystal	
Capacitor Selection	
Configuration	
External Crystal Circuit	127
HS125	
LP125	
RC, Block Diagram	
RC, Section	
XT	
Overrun Error bit, OERR	106
Р	
۰ ۲٤	
Packaging Information	291
Parallel Slave Port	
PORTD	
Section	
Parallel Slave Port Interrupt Flag bit, PSPIF	
Parallel Slave Port Read/Write Interrupt Enable bit, PSF	
PCL24, 25, 26, 27, 28, 29, 30, 31, 32, 3	
PCLATH24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 3	
PCON25, 27, 29, 31, 33, 34	
PD	'
Peripheral Interrupt Enable bit, PEIE	
PICDEM-1 Low-Cost PIC16/17 Demo Board	
PICDEM-2 Low-Cost PIC16CXX Demo Board	,
PICDEM-3 Low-Cost PIC16C9XXX Demo Board	
PICMASTER In-Circuit Emulator	
PICSTART Low-Cost Development System	
PIE125, 27, 29, 31, 3	
PIE225, 27, 29, 31, 3	
Pin Compatible Devices	315
Pin Functions MCLR/VPP	10
	10

© 1997 Microchip Technology Inc.

OSC1/CLKIN	-
OSC2/CLKOUT	
PORTB	
PORTC	
PORTD	
PORTE	
RA4/T0CKI16,	
RA5/SS	
RB0/INT	
RB61	
RB71	
RC0/T10SI/T1CKI	
RC0/T1OSO/T1CKI16,	
RC1/T1OSI	
RC1/T1OSI/CCP216,	
RC1/T1OSO	
RC2/CCP1	
RC3/SCK/SCL	
RC4/SDI/SDA	
RC5/SDO	
RC6/TX/CK	
RC7/RX/DT	20
RD7/PSP7:RD0/PSP0	
RE0/RD	
RE1/WR	
RE2/CS	
SCK	
SDI	
<u>SS</u>	
VDD	
Vss	
PIR1	
PIR2	34
PIR2	34 48
PIR2	34 48 31
PIR2 24, 26, 28, 30, 32, POP	34 48 31 34
PIR2 24, 26, 28, 30, 32, POP	34 48 31 34 53
PIR2 24, 26, 28, 30, 32, POP	34 48 31 34 53 51
PIR2 24, 26, 28, 30, 32, POP	34 48 31 34 53 51 53
PIR2 24, 26, 28, 30, 32, POP	34 48 31 34 53 51 53 38
PIR2 24, 26, 28, 30, 32, POP	34 48 31 34 53 51 53 38 36
PIR2 24, 26, 28, 30, 32, POP	34 48 31 53 51 53 38 36 55
PIR2 24, 26, 28, 30, 32, POP POR POR 47, 1 POR Time-Out Sequence on Power-Up 1 Port RB Interrupt 1 PORTA 24, 26, 28, 30, 32, 34, PORTB 24, 26, 28, 30, 32, 34, PORTB Interrupt on Change 1 PORTB Pull-up Enable bit, RBPU 1 PORTC 24, 26, 28, 30, 32, 34, PORTD 24, 26, 28, 30, 32, 34,	34 48 31 53 51 53 38 36 55 57
PIR2 24, 26, 28, 30, 32, POP POR POR 47, 1 POR Time-Out Sequence on Power-Up 1 Port RB Interrupt 1 PORTA 24, 26, 28, 30, 32, 34, PORTB 24, 26, 28, 30, 32, 34, PORTB Interrupt on Change 1 PORTB Pull-up Enable bit, RBPU 1 PORTC 24, 26, 28, 30, 32, 34, PORTC 24, 26, 28, 30, 32, 34, PORTD 24, 26, 28, 30, 32, 34, PORTE 24, 26, 28, 30, 32, 34,	34 48 31 53 51 53 38 36 55 57
PIR2 24, 26, 28, 30, 32, POP	34 48 31 53 51 53 36 55 57 58
PIR2 24, 26, 28, 30, 32, POP	34 48 31 34 53 51 53 38 36 55 57 58 60
PIR2 24, 26, 28, 30, 32, POP	34 48 31 53 51 53 36 55 57 58 60 60
PIR2 24, 26, 28, 30, 32, POP POR POR 47, 1 POR Time-Out Sequence on Power-Up 1 Port RB Interrupt 1 PORTA 24, 26, 28, 30, 32, 34, PORTB 24, 26, 28, 30, 32, 34, PORTB Interrupt on Change 1 PORTB Pull-up Enable bit, RBPU 1 PORTC 24, 26, 28, 30, 32, 34, PORTC 24, 26, 28, 30, 32, 34, PORTE 24, 26, 28, 30, 32, 34, PORTA 24, 26, 28, 30, 32, 34, PORTA 10 PORTA 10 PORTA 10 PORTA 10 PORTA 10 PORTA 10 PORTA 10	34 48 31 53 51 53 38 36 55 57 58 60 60 16
PIR2 24, 26, 28, 30, 32, POP	34 48 31 34 53 51 53 38 36 55 57 58 60 60 16 16
PIR2 24, 26, 28, 30, 32, POP	34 48 31 34 53 51 53 36 55 57 58 60 60 16 16 16
PIR2 24, 26, 28, 30, 32, POP	34 48 31 53 51 53 36 55 57 58 60 60 16 16 16 17
PIR2 24, 26, 28, 30, 32, POP	34 48 31 53 51 53 36 55 57 58 60 60 16 16 17 17
PIR2 24, 26, 28, 30, 32, POP	34 48 31 53 51 53 36 55 57 58 60 60 16 16 16 17 17 60
PIR2 24, 26, 28, 30, 32, POP	34 48 31 53 51 53 38 36 55 57 58 60 60 16 16 16 17 60 30
PIR2 24, 26, 28, 30, 32, POP	34 48 31 53 51 53 36 55 57 58 60 60 16 16 17 60 30 35
PIR2 24, 26, 28, 30, 32, POP	34 48 31 53 51 53 36 55 57 58 60 60 16 16 17 60 30 35 41
PIR2 24, 26, 28, 30, 32, POP	$\begin{array}{c} 34\\ 48\\ 31\\ 53\\ 53\\ 53\\ 38\\ 55\\ 57\\ 58\\ 60\\ 616\\ 16\\ 17\\ 17\\ 60\\ 335\\ 41\\ 29\\ \end{array}$
PIR2 24, 26, 28, 30, 32, POP	$\begin{array}{c} 34\\ 48\\ 31\\ 53\\ 53\\ 53\\ 38\\ 55\\ 57\\ 58\\ 60\\ 616\\ 16\\ 17\\ 60\\ 30\\ 35\\ 41\\ 29\\ 47\\ \end{array}$
PIR2 24, 26, 28, 30, 32, POP	$\begin{array}{c} 34\\ 48\\ 31\\ 34\\ 53\\ 53\\ 36\\ 55\\ 58\\ 60\\ 60\\ 16\\ 16\\ 16\\ 17\\ 60\\ 33\\ 41\\ 29\\ 47\\ 29 \end{array}$
PIR2 24, 26, 28, 30, 32, POP	$\begin{array}{c} 34\\ 48\\ 31\\ 34\\ 53\\ 53\\ 36\\ 55\\ 58\\ 60\\ 60\\ 16\\ 16\\ 17\\ 60\\ 35\\ 41\\ 29\\ 47\\ 29\\ 34 \end{array}$
PIR2 24, 26, 28, 30, 32, POP	$\begin{array}{c} 34\\ 48\\ 31\\ 53\\ 55\\ 53\\ 36\\ 55\\ 58\\ 60\\ 16\\ 16\\ 17\\ 60\\ 35\\ 41\\ 29\\ 47\\ 29\\ 34\\ 68\\ \end{array}$
PIR2 24, 26, 28, 30, 32, POP	$\begin{array}{c} 34\\ 48\\ 31\\ 53\\ 51\\ 53\\ 36\\ 55\\ 58\\ 60\\ 16\\ 16\\ 17\\ 60\\ 35\\ 41\\ 29\\ 47\\ 29\\ 34\\ 68\\ 36\\ \end{array}$
PIR2 24, 26, 28, 30, 32, POP	$\begin{array}{c} 34\\ 48\\ 31\\ 53\\ 51\\ 53\\ 36\\ 55\\ 57\\ 58\\ 60\\ 60\\ 16\\ 16\\ 17\\ 17\\ 60\\ 335\\ 41\\ 29\\ 34\\ 68\\ 36\\ 36\\ 36\\ 36\\ 36\\ 36\\ 36\\ 36\\ 36\\ 36$
PIR2 24, 26, 28, 30, 32, POP	$\begin{array}{c} 34\\ 48\\ 31\\ 53\\ 51\\ 53\\ 36\\ 55\\ 57\\ 58\\ 60\\ 60\\ 16\\ 16\\ 17\\ 17\\ 60\\ 335\\ 41\\ 29\\ 34\\ 68\\ 36\\ 36\\ 36\\ 36\\ 36\\ 36\\ 36\\ 36\\ 36\\ 36$

Мар	19, 20
Organization	19
Paging	48
Section	19
Programming While In-circuit	
PS2:PS0	
PSA	
PSPIE	39
PSPIF	43
Pull-ups	
PUSH	48
PWM	
Block Diagram	
Calculations	
Mode	
Output Timing	
PWM Least Significant bits	
Q	
Quadrature Clocks	10
Quick-Turnaround-Production	
	/
R	
R/W bit	101. 102
RA0 pin	
RA1 pin	
RA2 pin	
RA3 pin	
RA4/T0CKI pin	
RA5 pin	
RB Port Change Interrupt Enable bit, RBIE	
RB Port Change Interrupt Flag bit, RBIF	
RB0	
RB0/INT	
RB0/INT External Interrupt Enable bit, INTE	
RB0/INT External Interrupt Flag bit, INTF	
RB1	
RB2	54
RB3	54
RB4	53
RB5	53
RB6	53
RB7	53
RBIE	
RBIF	37
RBPU	36, 53
RC Oscillator	130
RCIE	
RCIF	
RCREG 24, 26, 28, 3	
RCSTA	
RCV_MODE	
Read Only Memory	
Read/Write bit Information, R/W	
Receive and Control Register	
Receive Overflow Detect bit, SSPOV	
Receive Overflow Indicator bit, SSPOV	
Register Bank Select bit, Indirect	
Register Bank Select bits. Direct	35

Registers					
	P1CON				
	Diagram				
	Section				
CCE	Summary24, 22CON	26,	28,	30,	32
001	Diagram				78
	Section				
	Summary				
CCF	PR1H				
005	Summary	26,	28,	30,	32
CCF	PR1L Summary24,	26	28	30	32
CCF	PR2H	20,	20,	00,	02
	Summary		26,	30,	32
CCF	PR2L				
	Summary		26,	30,	32
FSR					40
	Indirect Addressing	 28	 30	 32	45
IND		20,	00,	02,	0-
	Indirect Addressing				49
	Summary 24, 26,	28,	30,	32,	34
INTO	CON				
	Diagram				
	Section				
OPT	ION	20,	50,	52,	54
0	Diagram				36
	Section				36
	Summary25, 27,	29,	31,	33,	34
PCL					
	Section				48
	• • • • • •				
DCI	Summary				
PCL	ATH	28,	30,	32,	34
PCL	ATH Section	28,	30,	32,	34 48
PCL	ATH Section24, 26, Summary24, 26,	28,	30,	32,	34 48
	ATH Section24, 26, Summary24, 26, N Diagram	28, 28, 28,	30, 30,	32, 32,	34 48 34 47
	ATH Section24, 26, Summary24, 26, N Diagram Section	28, 28,	30, 30,	32, 32,	34 34 47 47
PCC	ATH Section24, 26, Summary24, 26, N Diagram Section	28, 28,	30, 30,	32, 32,	34 34 47 47
	ATH Section	28, 28, 27,	30, 30, 29,	32, 32, 31,	34 34 47 47 33
PCC	ATH Section	28, 28, 27,	30, 30, 29,	32, 32, 31,	34 48 34 47 47 33
PCC	ATH Section	28, 28, 27,	30, 30, 29,	32, 32, 31, 	34 34 47 47 33 40 38
PCC	ATH Section	28, 28, 27,	30, 30, 29,	32, 32, 31, 	34 34 47 47 33 40 38
PCC PIE ⁻	ATH Section	28, 28, 27, 27,	30, 30, 29, 29,	32, 32, 31, 31,	34 48 34 47 47 33 40 38 33 40 38 33
PCC PIE ⁻	ATH Section	28, 28, 27, 27,	30, 30, 29, 29,	32, 32, 31, 31,	34 48 34 47 47 33 40 38 33 45 45
PCC PIE ² PIE2	ATH Section	28, 28, 27, 27,	30, 30, 29, 29,	32, 32, 31, 31,	34 48 34 47 47 33 40 38 33 45 45
PCC PIE ⁻	ATH Section	28, 28, 27, 27,	30, 30, 29, 29, 29, 27,	32, 32, 31, 31, 31, 31,	34 48 34 47 47 33 40 38 33 45 33
PCC PIE ² PIE2	ATH Section	28, 28, 27, 27,	30, 30, 29, 29, 29, 27,	32, 32, 31, 31, 31, 31,	34 48 34 47 33 40 38 33 40 38 33 45 45 33 45 45 33 45 45 33 45 45 33
PCC PIE ² PIE2	ATH Section	28, 28, 27, 27,	30, 30, 29, 29, 29, 27,	32, 32, 31, 31, 31, 31,	34 48 34 47 47 33 40 38 33 45 45 33 45 45 33 44 41
PCC PIE ² PIE2	ATH Section	28, 28, 27, 27,	30, 30, 29, 29, 29, 27,	32, 32, 31, 31, 31, 31,	34 48 34 47 47 33 40 38 33 45 45 33 45 45 33 44 41
PCC PIE ⁻ PIE2 PIR ⁻	ATH Section	28, 28, 27, 27, 27, 227,	30, 30, 29, 29, 27, 28,	32, 32, 31, 31, 31, 31, 31, 30,	34 48 34 47 33 40 38 33 45 33 45 33 44 41 32
PCC PIE ⁻ PIE2 PIR ⁻	ATH Section	28, 28, 27, 27, 27, 227, 226,	30, 30, 29, 29, 22, 27, 28,	32, 32, 31, 31, 31, 31, 31, 30,	34 48 34 47 47 33 40 38 33 40 38 33 40 38 33 45 45 33 44 41 32 46 46
PCC PIE ² PIE2 PIR2	ATH Section	28, 28, 27, 27, 27, 227, 226,	30, 30, 29, 29, 22, 27, 28,	32, 32, 31, 31, 31, 31, 31, 30,	34 48 34 47 47 33 40 38 33 40 38 33 40 38 33 45 45 33 44 41 32 46 46
PCC PIE ⁻ PIE2 PIR ⁻	ATH Section	28, 28, 27, 27, 22, 26,	30, 30, 29, 29, 27, 27, 28, 26,	32, 32, 31, 31, 31, 31, 30, 30,	34 48 34 47 47 33 40 38 33 40 38 33 45 45 45 33 44 41 32 46 46 32
PCC PIE ² PIE2 PIR2	ATH Section	28, 28, 27, 27, 27, 26,	30, 30, 29, 29, 27, 27, 28, 26,	32, 32, 31, 31, 31, 31, 30, 30,	34 48 34 47 33 40 33 45 32 45 33 45 32 45 4 5 32 45 32 45 32 45 32 45 32 45 32 45 45 32 45 45 32 45 45 32 45 45 45 45 45 45 45 45 45 45 45 45 45
PCC PIE ² PIE2 PIR2 PIR2	ATH Section	28, 28, 27, 27, 27, 26,	30, 30, 29, 29, 27, 27, 28, 26,	32, 32, 31, 31, 31, 31, 30, 30,	34 48 34 47 33 40 33 45 32 45 33 45 32 45 4 5 32 45 32 45 32 45 32 45 32 45 32 45 45 32 45 45 32 45 45 32 45 45 45 45 45 45 45 45 45 45 45 45 45
PCC PIE ² PIE2 PIR2	ATH Section	28, 28, 27, 27, 27, 26,	30, 30, 29, 29, 29, 27, 28, 26, 28,	32, 32, 31, 31, 31, 31, 30, 30, 30,	34 48 34 47 47 33 40 38 33 45 32 45 33 45 32 45 33 45 32 45 33 45 32 4 5 4 5 4 5 4 5 4 5 4 5 4 5 4 5 5 5 5
PCC PIE ² PIE2 PIR2 PIR2	ATH Section	28, 28, 27, 27, 27, 26, 26,	30, 30, 29, 29, 29, 27, 28, 26, 28,	32, 32, 31, 31, 31, 31, 30, 30, 30,	34 48 34 47 47 33 40 38 33 45 32 45 33 45 32 45 33 33 45 32 45 33 33 45 32 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
PCC PIE ² PIE2 PIR2 PIR2	ATH Section	28, 28, 27, 27, 26, 26, 28,	30, 30, 29, 29, 27, 28, 28, 28, 30,	32, 32, 31, 31, 31, 31, 30, 30, 30, 30, 32,	34 48 34 47 47 33 40 33 45 45 33 45 45 33 44 41 32 46 32 51 32 53 34
PCC PIE ² PIR2 PIR2 PIR2 POF	ATH Section	28, 28, 27, 27, 26, 26, 28,	30, 30, 29, 29, 27, 28, 26, 28, 30,	32, 32, 31, 31, 31, 31, 30, 30, 30, 30, 32,	34 48 34 47 47 33 40 33 45 45 33 45 45 33 44 41 32 46 32 53 45 53 34 55

PORTD
Section
Summary28, 30, 32
PORTE
Section
Summary
PR2
Summary
RCREG
Summary
RCSTA
Diagram106
Summary
SPBRG
Summary27, 31, 33
SSPBUF
Section
Summary24, 26, 28, 30, 32
SSPCON
Diagram85
Summary
SSPSR
Section
SSPSTAT
Diagram84
Section
Summary
STATUS
Diagram
Section
Summary24, 26, 28, 30, 32, 34
T1CON
Diagram71
Section71
Summary
T2CON
Diagram75
Section75
Summary24, 26, 28, 30, 32
TMR0
Summary24, 26, 28, 30, 32, 34
Summary24, 26, 28, 30, 32, 34 TMR1H
Summary24, 26, 28, 30, 32, 34 TMR1H Summary24, 26, 28, 30, 32
Summary24, 26, 28, 30, 32, 34 TMR1H Summary24, 26, 28, 30, 32 TMR1L
Summary24, 26, 28, 30, 32, 34 TMR1H Summary24, 26, 28, 30, 32 TMR1L Summary24, 26, 28, 30, 32
Summary24, 26, 28, 30, 32, 34 TMR1H Summary24, 26, 28, 30, 32 TMR1L
Summary24, 26, 28, 30, 32, 34 TMR1H Summary24, 26, 28, 30, 32 TMR1L Summary24, 26, 28, 30, 32
Summary24, 26, 28, 30, 32, 34 TMR1H Summary24, 26, 28, 30, 32 TMR1L Summary24, 26, 28, 30, 32 TMR2
Summary24, 26, 28, 30, 32, 34 TMR1H Summary24, 26, 28, 30, 32 TMR1L Summary24, 26, 28, 30, 32 TMR275 Summary24, 26, 28, 30, 32 TRISA
Summary24, 26, 28, 30, 32, 34 TMR1H Summary24, 26, 28, 30, 32 TMR1L Summary24, 26, 28, 30, 32 TMR275 Summary24, 26, 28, 30, 32 TRISA Section51
Summary

© 1997 Microchip Technology Inc.

т	xs	ТΑ

Diagram105
Section 105
Summary
W9
Special Function Registers, Initialization
Conditions
Special Function Registers, Reset Conditions 131
Special Function Register Summary24, 26, 28, 30, 32
File Maps21
Resets
ROM7
RP0 bit
RP1
RX9106
RX9D106
•

S

S	
SCI - See Universal Synchronous Asynchrono	
Transmitter (USART)	
SCK	
SCL	100
SDI	86
SDO	
Serial Port Enable bit, SPEN	106
Serial Programming	
Serial Programming, Block Diagram	
Serialized Quick-Turnaround-Production	
Single Receive Enable bit, SREN	
Slave Mode	
SCL	
SDA	
SLEEP Mode	
SMP	
Software Simulator (MPSIM)	
SPBRG25, 27, 2	
Special Features, Section	
SPEN	
SPI	
Block Diagram	
Master Mode	
Master Mode Timing	93
Mode	
Serial Clock	91
Serial Data In	91
Serial Data Out	
Slave Mode Timing	94
Slave Mode Timing Diagram	93
Slave Select	91
SPI clock	92
SPI Mode	91
SSPCON	90
SSPSTAT	
SPI Clock Edge Select bit, CKE	
SPI Data Input Sample Phase Select bit, SMP	
SPI Mode	
SREN	
<u>SS</u>	
SSP	
Module Overview	
Section	
SSPBUF	
SSPCON	
SSPSR	
SSPSTAT	89

SSP in I ² C Mode - See I ² C
SSPADD
SSPBUF
SSPCON
SSPEN
SSPIE
SSPIF 41
SSPM3:SSPM0 85, 90
SSPOV 85, 90, 100
SSPSTAT 25, 27, 29, 31, 33, 34, 84, 99
SSPSTAT Register 89
Stack
Start bit, S
STATUS 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34
Status bits 130, 131
Status Bits During Various Resets
Stop bit, P 84, 89
Switching Prescalers
SYNC, USART Mode Select bit, SYNC 105
Synchronizing Clocks, TMR0
Synchronous Serial Port (SSP)
Block Diagram, SPI Mode 86
SPI Master/Slave Diagram 87
SPI Mode 86
Synchronous Serial Port Enable bit, SSPEN 85, 90
Synchronous Serial Port Interrupt Enable bit, SSPIE
Synchronous Serial Port Interrupt Flag bit, SSPIF 41
Synchronous Serial Port Mode Select bits,
SSPM3:SSPM0 85, 90
Synchronous Serial Port Module 83
Synchronous Serial Port Status Register 89
т
- TOCS
TOES
TOIE
TOSE
T1CKPS1:T1CKPS0
T1CON
T10SCEN
T105CEN

T

Overview	
Dessealer	63
Prescaler	
Read/Write in Asynchronous Counter Mode	73
Section	
Synchronizing with External Clock	
Timer Mode	
TMR1 Register Pair	
-	/ 1
Timer2	
Block Diagram	
Overview	63
Postscaler	75
Prescaler	75
Timer0 Clock Synchronization, Delay	
TImer0 Interrupt	
Timero Interrupt	130
Timer1 Clock Source Select bit, TMR1CS	71
Timer1 External Clock Input Synchronization	
Control bit, T1SYNC	71
Timer1 Input Clock Prescale Select bits	71
Timer1 Mode Selection	
Timer1 On bit, TMR1ON	
Timer1 Oscillator Enable Control bit, T10SCEN	
	/ 1
Timer2 Clock Prescale Select bits,	
T2CKPS1:T2CKPS0	75
Timer2 Module	75
Timer2 On bit, TMR2ON	75
Timer2 Output Postscale Select bits,	
TOUTPS3:TOUTPS0	75
	75
Timing Diagrams	
Brown-out Reset	
I ² C Clock Synchronization	98
I ² C Data Transfer Wait State	96
I ² C Multi-Master Arbitration	
I ² C Reception (7-bit Address)	
	101
PIC16C61	470
CLKOUT and I/O	170
External Clock	169
External Clock Oscillator Start-up Timer	
Oscillator Start-up Timer	171
Oscillator Start-up Timer Power-up Timer	171 171
Oscillator Start-up Timer Power-up Timer Reset	171 171 171
Oscillator Start-up Timer Power-up Timer Reset Timer0	171 171 171 172
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer	171 171 171 172
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62	171 171 171 171 172 171
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM	171 171 171 172 172 171
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM	171 171 171 172 172 171
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O	171 171 171 172 172 171 193 190
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock	171 171 171 172 172 171 193 190 189
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data	171 171 171 172 172 171 193 190 189 197
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits	171 171 171 172 171 193 193 189 189 197 196
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer	171 171 171 172 171 193 193 190 189 197 196 191
Oscillator Start-up Timer Power-up Timer Reset Timer0	171 171 171 172 172 171 193 193 189 189 197 196 191 191
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer	171 171 171 172 172 171 193 193 189 189 197 196 191 191
Oscillator Start-up Timer Power-up Timer Reset Timer0	171 171 171 172 172 171 193 193 196 191 191 191
Oscillator Start-up Timer Power-up Timer Reset Timer0	171 171 171 172 172 193 193 193 190 189 197 196 191 191 195
Oscillator Start-up Timer Power-up Timer Reset Timer0	171 171 171 172 172 193 193 193 190 189 197 196 191 191 195 192
Oscillator Start-up Timer Power-up Timer Reset Timer0	171 171 171 172 172 171 193 193 190 189 197 196 191 191 191 195 192 192
Oscillator Start-up Timer Power-up Timer Reset Timer0	171 171 171 172 172 171 193 193 190 189 197 196 191 191 191 195 192 192
Oscillator Start-up Timer Power-up Timer Reset Timer0	171 171 171 172 171 193 193 190 189 197 196 191 191 195 192 192 191
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer Power-up Timer Reset SPI Mode Timer0 Timer1. Watchdog Timer PIC16C62A Brown-out Reset	171 171 171 171 172 171 193 190 189 197 196 191 191 195 192 192 191 192 191 192
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer Power-up Timer Reset SPI Mode Timer0 Timer1 Watchdog Timer PIC16C62A Brown-out Reset Capture/Compare/PWM	171 171 171 171 172 171 193 190 189 197 196 191 191 195 192 192 191 207 209
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer Power-up Timer Reset SPI Mode Timer0 Timer1 Watchdog Timer PIC16C62A Brown-out Reset Capture/Compare/PWM	171 171 171 171 172 171 193 190 189 197 196 191 191 195 192 192 191 207 209
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer Power-up Timer Reset SPI Mode Timer0 Timer1. Watchdog Timer PIC16C62A Brown-out Reset Capture/Compare/PWM CLKOUT and I/O	171 171 171 171 172 171 193 190 189 197 196 191 191 195 192 192 192 207 206
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock. I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer Power-up Timer Reset SPI Mode Timer0 Timer1. Watchdog Timer PIC16C62A Brown-out Reset. Capture/Compare/PWM CLKOUT and I/O External Clock.	171 171 171 172 171 172 171 193 190 189 197 196 191 191 195 192 192 191 207 209 206 205
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer Power-up Timer Reset SPI Mode Timer0 Timer1 Watchdog Timer PIC16C62A Brown-out Reset Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data	171 171 171 172 171 172 171 193 190 189 197 196 191 191 191 191 192 192 191 207 209 206 205 213
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock. I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer Power-up Timer Reset SPI Mode Timer0 Timer1. Watchdog Timer PIC16C62A Brown-out Reset. Capture/Compare/PWM CLKOUT and I/O External Clock. I ² C Bus Data I ² C Bus Data I ² C Bus Data I ² C Bus Start/Stop Bits	171 171 171 172 171 172 171 193 190 189 197 196 191 191 191 192 192 191 207 209 206 2013 212
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer Power-up Timer Reset SPI Mode Timer0 Timer1 Watchdog Timer PIC16C62A Brown-out Reset Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer	171 171 171 172 171 193 190 193 190 193 190 193 193 193 193 193 194 191 195 192 191 192 207 205 212 207
Oscillator Start-up Timer Power-up Timer	171 171 171 172 171 193 190 193 190 193 193 193 193 193 193 194 191 195 192 207 207 207 207 207 207 207 207
Oscillator Start-up Timer Power-up Timer Reset Timer0 Watchdog Timer PIC16C62 Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer Power-up Timer Reset SPI Mode Timer0 Timer1 Watchdog Timer PIC16C62A Brown-out Reset Capture/Compare/PWM CLKOUT and I/O External Clock I ² C Bus Data I ² C Bus Data I ² C Bus Start/Stop Bits Oscillator Start-up Timer	171 171 171 172 171 193 190 193 190 193 193 193 193 193 193 194 191 195 192 207 207 207 207 207 207 207 207
Oscillator Start-up Timer Power-up Timer	171 171 171 172 171 193 190 193 190 193 193 193 193 193 194 191 191 195 192 207 207 207 207 207 207 207 207
Oscillator Start-up Timer Power-up Timer	171 171 171 172 171 193 190 193 190 193 193 193 193 193 193 194 191 191 195 192 207 207 201 207 207 211
Oscillator Start-up Timer Power-up Timer	171 171 171 172 171 193 190 193 190 193 197 196 191 191 191 191 191 192 207 201 207

	Watchdog Timer	207
PIC1	6C63	
	Brown-out Reset	239
	Capture/Compare/PWM	
	CLKOUT and I/O	
	External Clock	
	I ² C Bus Data	
	I ² C Bus Start/Stop Bits	
	Oscillator Start-up Timer	239
	Power-up Timer	239
	Reset	
	SPI Mode	
	Timer0	
	Timer1	240
	USART Synchronous Receive	
	(Master/Slave)	
	Watchdog Timer	239
PIC1	6C64	
	Capture/Compare/PWM	193
	CLKOUT and I/O	
	External Clock	
	I ² C Bus Data	197
	I ² C Bus Start/Stop Bits	
	Oscillator Start-up Timer	
	Parallel Slave Port	194
	Power-up Timer	191
	Reset	
	SPI Mode	
	Timer0	
	Timer1	
	Watchdog Timer	191
PIC1	6C64A	
	Brown-out Reset	207
	Capture/Compare/PWM	
	CLKOUT and I/O	
	External Clock	205
	I ² C Bus Data	
	I ² C Bus Start/Stop Bits	
	Oscillator Start-up Timer	
	Parallel Slave Port	210
	Power-up Timer	207
	Reset	207
	SPI Mode	211
	Timer0	
	Timer1	
	Watchdog Timer	207
PIC1	6C65	
	Capture/Compare/PWM	225
	CLKOUT and I/O	222
	External Clock	
	I ² C Bus Data	229
	I ² C Bus Start/Stop Bits	228
	Oscillator Start-up Timer	223
	Parallel Slave Port	
	Reset	223
	SPI Mode	227
	Timer0	224
	Timer1	224
	USART Synchronous Receive	
	(Master/Slave)	230
	Watchdog Timer	223
riC1	6C65A	oo -
	Brown-out Reset	
	Capture/Compare/PWM	241
	CLKOUT and I/O	
	External Clock	
	I ² C Bus Data	

© 1997 Microchip Technology Inc.

	0	
	I ² C Bus Start/Stop Bits	244
	Oscillator Start-up Timer	239
	Parallel Slave Port	242
	Power-up Timer	
	Reset	
	SPI Mode	
	Timer0	
	Timer1	
	USART Synchronous Receive	240
		046
	(Master/Slave)	
510	Watchdog Timer	239
PIC	16C66	
	Brown-out Reset	
	Capture/Compare/PWM	
	CLKOUT and I/O	
	External Clock	
	I ² C Bus Data	279
	I ² C Bus Start/Stop Bits	
	Oscillator Start-up Timer	
	Power-up Timer	
	Reset	
	Timer0	
	Timer1	
	USART Synchronous Receive	212
		200
	(Master/Slave)	
	Watchdog Timer	271
PIC	16C67	
	Brown-out Reset	
	Capture/Compare/PWM	
	CLKOUT and I/O	270
	External Clock	269
	I ² C Bus Data	279
	I ² C Bus Start/Stop Bits	278
	Oscillator Start-up Timer	
	Parallel Slave Port	
	Power-up Timer	
	Reset	
	Timer0	
	Timer1	
		212
	USART Synchronous Receive	
	(Master/Slave)	
	Watchdog Timer	271
PIC	16CR62	
	Capture/Compare/PWM	209
	CLKOUT and I/O	
	External Clock	205
	I ² C Bus Data	213
	I ² C Bus Start/Stop Bits	212
	Oscillator Start-up Timer	207
	Power-up Timer	
	Reset	
	SPI Mode	
	Timer0	
	Timer0	
	Watchdog Timer	207

PIC16CR63	
Brown-out Reset	
Capture/Compare/PWM	
CLKOUT and I/O	
External Clock	
I ² C Bus Data	261
I ² C Bus Start/Stop Bits	260
Oscillator Start-up Timer	
Power-up Timer	255
Reset	255
SPI Mode	259
Timer0	256
Timer1	256
USART Synchronous Receive	
(Master/Ślave)	262
Watchdog Timer	
PIC16CR64	
Capture/Compare/PWM	209
CLKOUT and I/O	206
External Clock	
l ² C Bus Data	213
I ² C Bus Start/Stop Bits	
Oscillator Start-up Timer	
Parallel Slave Port	
Power-up Timer	
Reset	
SPI Mode	
Timer0	
Timer1	
Watchdog Timer	207
PIC16CR65	
Brown-out Reset	255
Capture/Compare/PWM	257
CLKOUT and I/O	254
External Clock	253
I ² C Bus Data	261
I ² C Bus Start/Stop Bits	
Oscillator Start-up Timer	
Parallel Slave Port	258
Power-up Timer	
Reset	
SPI Mode	
Timer0	
Timer1	
USART Synchronous Receive	200
(Master/Slave)	າຂາ
Watchdog Timer	
Power-up Timer	223
PWM Output	
RB0/INT Interrupt	
RX Pin Sampling 110,	
SPI Master Mode	. 93
SPI Mode, Master/Slave Mode,	
No SS Control	
SPI Mode, Slave Mode With SS Control	
SPI Slave Mode (CKE = 1)	
SPI Slave Mode Timing (CKE = 0)	
Timer0 with External Clock	. 67
TMR0 Interrupt Timing	
USART Asynchronous Master Transmission	113
USART Asynchronous Master Transmission	
(Back to Back)	113
USART Asynchronous Reception	
USART Synchronous Reception in	
Master Mode	119
USART Synchronous Tranmission	
Wake-up from SLEEP Through Interrupts	
· · · · · · · · · · · · · · · · · · ·	

TMR0
TMR0 Clock Source Select bit, T0CS
TMR0 Interrupt
TMR0 Overflow Interrupt Enable bit, T0IE
TMR0 Overflow Interrupt Flag bit, T0IF
TMR0 Overnow Interrupt Flag bit, TOIP
TMR0 Prescale Selection Table
TMR0 Source Edge Select bit, T0SE
TMR1 Overflow Interrupt Enable bit, TMR1IE
TMR1 Overflow Interrupt Flag bit, TMR1IF
TMR1CS
TMR1H
TMR1IE
TMR1IF
TMR1L
TMR10N
TMR2
TMR2 Register
0
TMR2 to PR2 Match Interrupt Enable bit, TMR2IE
TMR2 to PR2 Match Interrupt Flag bit, TMR2IF 41
TMR2IE
TMR2IF
TMR2ON
TO
TOUTPS3:TOUTPS0
Transmit Enable bit, TXEN 105
Transmit Shift Register Status bit, TRMT 105
Transmit Status and Control Register
TRISA
TRISB
TRISD
TRISC
TRISD
TRISE
TRMT
TX9
TX9D
TXEN
TXIE
TXIF
TXREG
TXSTA
U
UA
Universal Quantum Associations Described Transmitter
Universal Synchronous Asynchronous Receiver Transmitter
(USART)
Asynchronous Mode
Setting Up Transmission
Timing Diagram, Master Transmission
Transmitter
Asynchronous Receiver
Setting Up Reception
Setting Up Reception
Setting Up Reception 115 Timing Diagram 114 Asynchronous Receiver Mode 114 Block Diagram 114 Section 114 Section 105 Synchronous Master Mode 118 Reception 116
Setting Up Reception 115 Timing Diagram 114 Asynchronous Receiver Mode 114 Block Diagram 114 Section 114 Section 105 Synchronous Master Mode 105 Reception 118 Section 116 Setting Up Reception 118
Setting Up Reception 115 Timing Diagram 114 Asynchronous Receiver Mode 114 Block Diagram 114 Section 114 Section 105 Synchronous Master Mode 105 Reception 118 Section 116 Setting Up Reception 118 Setting Up Transmission 116
Setting Up Reception 115 Timing Diagram 114 Asynchronous Receiver Mode 114 Block Diagram 114 Section 114 Section 105 Synchronous Master Mode 105 Reception 118 Section 116 Setting Up Reception 118

Synchronous Slave Mode	
Reception	120
Section	120
Setting Up Reception	
Setting Up Transmission	
Transmit	
Transmit Block Diagram	112
Update Address bit, UA	
USART Receive Interrupt Enable bit, RCIE	
USART Receive Interrupt Flag bit, RCIF	
USART Transmit Interrupt Enable bit, TXIE	
USART Transmit Interrupt Flag bit, TXIF	42
UV Erasable Devices	
W	
Wake-up from Sleep	141
Wake-up on Key Depression	
Wake-up Using Interrupts	141
Watchdog Timer (WDT)	
Block Diagram	140
Period	
Programming Considerations	
Section	

Write Collision Detect bit, WCOL......85, 90

X	
XMIT_MODE	104
XT	130
Z	
Ζ	35
Zero bit	9. 35

WCOL.....85, 90 Weak Internal Pull-ups53

Transmission116

LIST OF EQUATION AND EXAMPLES

Example 3-1:Instruction Pipeline Flow18Example 4-1:Call of a Subroutine in Page 1 from Page 049Example 4-2:Indirect Addressing49Example 5-1:Initializing PORTA51Example 5-2:Initializing PORTB53Example 5-3:Initializing PORTC55Example 5-4:Read-Modify-Write Instructions on an I/O Port60Example 7-1:Changing Prescaler (Timer0 \rightarrow WDT)69Example 7-2:Changing Prescaler (WDT \rightarrow Timer0)69
Example 4-2: Indirect Addressing 49 Example 5-1: Initializing PORTA 51 Example 5-2: Initializing PORTB 53 Example 5-3: Initializing PORTC 55 Example 5-4: Read-Modify-Write Instructions on an I/O Port 60 Example 7-1: Changing Prescaler (Timer0→WDT) 69
Example 4-2: Indirect Addressing 49 Example 5-1: Initializing PORTA 51 Example 5-2: Initializing PORTB 53 Example 5-3: Initializing PORTC 55 Example 5-4: Read-Modify-Write Instructions on an I/O Port 60 Example 7-1: Changing Prescaler (Timer0→WDT) 69
Example 5-1: Initializing PORTA
Example 5-2: Initializing PORTB
Example 5-4: Read-Modify-Write Instructions on an I/O Port
I/O Port
Example 7-1: Changing Prescaler (Timer0→WDT)69
Example 7-2: Changing Prescaler (WDT→Timer0)69
Example 8-1: Reading a 16-bit
Free-running Timer73
Example 10-1: Changing Between
Capture Prescalers79
Example 10-2: PWM Period and Duty
Cycle Calculation81
Example 11-1: Loading the SSPBUF
(SSPSR) Register86
Example 11-2: Loading the SSPBUF
(SSPSR) Register (PIC16C66/67)91
Example 12-1: Calculating Baud Rate Error
Example 13-1: Saving Status and W
Registers in RAM139
Example 13-2: Saving Status, W, and
PCLATH Registers in RAM
(All other PIC16C6X devices)139

LIST OF FIGURES

Figure 3-1:	PIC16C61 Block Diagram 10
Figure 3-2:	PIC16C62/62A/R62/64/64A/R64
- :	Block Diagram
Figure 3-3:	PIC16C63/R63/65/65A/R65
F	Block Diagram
Figure 3-4:	PIC16C66/67 Block Diagram
Figure 3-5:	Clock/Instruction Cycle
Figure 4-1:	PIC16C61 Program Memory Map
E imuna (10)	and Stack
Figure 4-2:	PIC16C62/62A/R62/64/64A/
	R64 Program Memory Map and Stack 19
Figure 4-3:	PIC16C63/R63/65/65A/R65 Program
Figure 4.4:	Memory Map and Stack19 PIC16C66/67 Program Memory
Figure 4-4:	Map and Stack
Figure 4-5:	PIC16C61 Register File Map20
Figure 4-5: Figure 4-6:	PIC16C62/62A/R62/64/64A/
rigure 4-0.	R64 Register File Map
Figure 4-7:	PIC16C63/R63/65/65A/R65
rigure +-7.	Register File Map
Figure 4-8:	PIC16C66/67 Data Memory Map22
Figure 4-9:	STATUS Register
rigulo ro.	(Address 03h, 83h, 103h, 183h)
Figure 4-10:	OPTION Register
i iguro i ioi	(Address 81h, 181h)
Figure 4-11:	INTCON Register
0	(Address 0Bh, 8Bh, 10Bh 18Bh)
Figure 4-12:	PIE1 Register for PIC16C62/62A/R62
Ū.	(Address 8Ch)
Figure 4-13:	PIE1 Register for PIC16C63/R63/66
-	(Address 8Ch)
Figure 4-14:	PIE1 Register for PIC16C64/64A/R64
	(Address 8Ch)

Figure 4-15:	PIE1 Register for PIC16C65/65A/R65/67
riguio 4 10.	(Address 8Ch)
Figure 4-16:	PIR1 Register for PIC16C62/62A/R62
rigulo i io.	(Address 0Ch)
Figure 4-17:	PIR1 Register for PIC16C63/R63/66
3.	Address 0Ch) 42
Figure 4-18:	PIR1 Register for PIC16C64/64A/R64
Ū	(Address 0Ch) 43
Figure 4-19:	PIR1 Register for PIC16C65/65A/R65/67
-	(Address 0Ch) 44
Figure 4-20:	PIE2 Register (Address 8Dh) 45
Figure 4-21:	PIR2 Register (Address 0Dh) 46
Figure 4-22:	PCON Register for PIC16C62/64/65
	(Address 8Eh) 47
Figure 4-23:	PCON Register for PIC16C62A/R62/63/
	R63/64A/R64/65A/R65/66/67
	(Address 8Eh) 47
Figure 4-24:	Loading of PC in Different Situations 48
Figure 4-25:	Direct/Indirect Addressing 49
Figure 5-1:	Block Diagram of the
	RA3:RA0 Pins and the RA5 Pin 51
Figure 5-2:	Block Diagram of the RA4/T0CKI Pin 51
Figure 5-3:	Block Diagram of the
	RB7:RB4 Pins for PIC16C61/62/64/65 53
Figure 5-4:	Block Diagram of the
	RB7:RB4 Pins for PIC16C62A/63/R63/
-	64A/65A/R65/66/67
Figure 5-5:	Block Diagram of the
	RB3:RB0 Pins
Figure 5-6:	PORTC Block Diagram
Figure 5-7:	PORTD Block Diagram (In I/O Port Mode)57
Figure 5-8:	PORTE Block Diagram
Figure 5-6.	(In I/O Port Mode)
Figure 5-9:	TRISE Register (Address 89h)
Figure 5-10:	Successive I/O Operation
Figure 5-11:	PORTD and PORTE as a Parallel
riguio o rit.	Slave Port
Figure 5-12:	Parallel Slave Port Write Waveforms 62
Figure 5-13:	Parallel Slave Port Read Waveforms 62
Figure 7-1:	Timer0 Block Diagram 65
Figure 7-2:	Timer0 Timing: Internal Clock/No
0	Prescaler
Figure 7-3:	Timer0 Timing: Internal
-	Clock/Prescale 1:2 66
Figure 7-4:	TMR0 Interrupt Timing 66
Figure 7-5:	Timer0 Timing With External Clock 67
Figure 7-6:	Block Diagram of the Timer0/WDT
	Prescaler 68
Figure 8-1:	T1CON: Timer1 Control Register
	(Address 10h)71
Figure 8-2:	Timer1 Block Diagram72
Figure 9-1:	Timer2 Block Diagram
Figure 9-2:	T2CON: Timer2 Control Register
F 1. 10.1	(Address 12h)
Figure 10-1:	CCP1CON Register (Address 17h) /
Figure 10.0	CCP2CON Register (Address 1Dh)
Figure 10-2:	Capture Mode Operation
Eiguro 10.0	Block Diagram
Figure 10-3:	Compare Mode Operation
Figure 10.4	Block Diagram
Figure 10-4:	Simplified PWM Block Diagram
Figure 10-5: Figure 11-1:	SSPSTAT: Sync Serial Port Status
riguie i i-i.	Register (Address 94h) 84
	1. Coglotor (/ College 0 - 11)

Figure 11-2:	SSPCON: Sync Serial Port
	Control Register (Address 14h) 85
Figure 11-3:	SSP Block Diagram (SPI Mode)
Figure 11-4:	SPI Master/Slave Connection87
Figure 11-5:	SPI Mode Timing, Master Mode or
	Slave Mode w/o SS Control 88
Figure 11-6:	SPI Mode Timing, Slave Mode with
	SS Control 88
Figure 11-7:	SSPSTAT: Sync Serial Port Status
	Register (Address 94h)(PIC16C66/67) 89
Figure 11-8:	SSPCON: Sync Serial Port Control
	Register (Address 14h)(PIC16C66/67) 90
Figure 11-9:	SSP Block Diagram (SPI Mode)
	(PIC16C66/67)91
Figure 11-10:	SPI Master/Slave Connection
	(PIC16C66/67)
Figure 11-11:	SPI Mode Timing, Master Mode
	(PIC16C66/67)
Figure 11-12:	SPI Mode Timing (Slave Mode With
	CKE = 0) (PIC16C66/67)
Figure 11-13:	SPI Mode Timing (Slave Mode With
	CKE = 1) (PIC16C66/67)
Figure 11-14:	Start and Stop Conditions
Figure 11-15:	7-bit Address Format
Figure 11-16:	I ² C 10-bit Address Format
Figure 11-17:	Slave-receiver Acknowledge
Figure 11-18:	Data Transfer Wait State
Figure 11-19:	Master-transmitter Sequence
Figure 11-20:	Master-receiver Sequence
Figure 11-21:	Combined Format
Figure 11-22:	Multi-master Arbitration
Einung 44,000	(Two Masters)
Figure 11-23:	Clock Synchronization
Figure 11-24: Figure 11-25:	I ² C Waveforms for Reception
Figure 11-25.	(7-bit Address) 101
Figure 11-26:	I ² C Waveforms for Transmission
Figure 11-20.	(7-bit Address) 102
Figure 11-27:	Operation of the l^2C Module in
	IDLE_MODE, RCV_MODE or
	XMIT MODE
Figure 12-1:	TXSTA: Transmit Status and
ga.o	Control Register (Address 98h) 105
Figure 12-2:	RCSTA: Receive Status and
Figure 12-3:	Control Register (Address 18h) 106
Figure 12-3:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0)
-	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110
Figure 12-3: Figure 12-4:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1)
Figure 12-4:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110
-	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1)
Figure 12-4:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110
Figure 12-4: Figure 12-5:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 0 or = 1)
Figure 12-4: Figure 12-5:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110
Figure 12-4: Figure 12-5: Figure 12-6:	Control Register (Address 18h)
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7:	Control Register (Address 18h)
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Control Register (Address 18h)
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 0 or = 1) 111 USART Transmit Block Diagram 112 Asynchronous Master Transmission 113 Asynchronous Master Transmission 113 USART Receive Block Diagram 114 114
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 12-11:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 0 or = 1) (PIC16C66/67) 111 USART Transmit Block Diagram 112 Asynchronous Master Transmission (Back to Back) 113 USART Receive Block Diagram 114
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 12-11: Figure 12-12:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 0 or = 1) (PIC16C66/67) 111 USART Transmit Block Diagram 112 Asynchronous Master Transmission (Back to Back) 113 USART Receive Block Diagram 114 Asynchronous Reception 114 Synchronous Transmission 117
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 12-11:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 0 or = 1) (PIC16C66/67) 111 USART Transmit Block Diagram 112 Asynchronous Master Transmission Back to Back) 113 USART Receive Block Diagram 114 Synchronous Reception 114 Synchronous Transmission 117
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 12-11: Figure 12-12:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 0 or = 1) (PIC16C66/67) 111 USART Transmit Block Diagram 112 Asynchronous Master Transmission 113 USART Receive Block Diagram 114 Asynchronous Reception 114 Synchronous Transmission 117 Synchronous Transmission 117
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 12-11: Figure 12-12:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 0 or = 1) (PIC16C66/67) 111 USART Transmit Block Diagram 112 Asynchronous Master Transmission Asynchronous Master Transmission 113 USART Receive Block Diagram 114 Asynchronous Reception 114 Synchronous Transmission 117 Synchronous Transmission 117 Synchronous Transmission 117
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 12-10: Figure 12-11: Figure 12-13: Figure 12-14:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 0 or = 1) (PIC16C66/67) 111 USART Transmit Block Diagram 112 Asynchronous Master Transmission Asynchronous Master Transmission 113 USART Receive Block Diagram 114 Asynchronous Reception 114 Synchronous Transmission 117 Synchronous Reception 117 Synchronous Reception 117 Synchronous Reception 117 117 Synchronous Reception
Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 12-10: Figure 12-11: Figure 12-13:	Control Register (Address 18h) 106 RX Pin Sampling Scheme (BRGH = 0) PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 1) (PIC16C63/R63/65/65A/R65) 110 RX Pin Sampling Scheme (BRGH = 0 or = 1) (PIC16C66/67) 111 USART Transmit Block Diagram 112 Asynchronous Master Transmission Asynchronous Master Transmission 113 USART Receive Block Diagram 114 Asynchronous Reception 114 Synchronous Transmission 117 Synchronous Transmission 117 Synchronous Reception 117

Figure 13-2:	Configuration Word for
	PIC16C62/64/65124
Figure 13-3:	Configuration Word for
	PIC16C62A/R62/63/R63/64A/R64/
	65A/R65/66/67124
Figure 13-4:	Crystal/Ceramic Resonator Operation
- : (0.5	(HS, XT or LP OSC Configuration)125
Figure 13-5:	External Clock Input Operation
F	(HS, XT or LP OSC Configuration)125
Figure 13-6:	External Parallel Resonant
Figure 12 7	Crystal Oscillator Circuit
Figure 13-7:	External Series Resonant Crystal Oscillator Circuit
Figure 13-8:	RC Oscillator Mode
Figure 13-9:	Simplified Block Diagram of
rigure 10-5.	On-chip Reset Circuit
Figure 13-10:	Brown-out Situations
Figure 13-11:	Time-out Sequence on Power-up
	(MCLR not Tied to VDD): Case 1134
Figure 13-12:	Time-out Sequence on Power-up
<u>J</u>	(MCLR Not Tied To VDD): Case 2134
Figure 13-13:	Time-out Sequence on Power-up
U U	(MCLR Tied to VDD)134
Figure 13-14:	External Power-on Reset Circuit
	(For Slow VDD Power-up)135
Figure 13-15:	External Brown-out
	Protection Circuit 1135
Figure 13-16:	External Brown-out
	Protection Circuit 2135
Figure 13-17:	Interrupt Logic for PIC16C61137
Figure 13-18:	Interrupt Logic for PIC16C6X
Figure 13-19:	INT Pin Interrupt Timing
Figure 13-20:	Watchdog Timer Block Diagram140
Figure 13-21:	Summary of Watchdog Timer Registers140
Figure 13-22:	Wake-up from Sleep
Figure 13-22.	Through Interrupt142
Figure 13-23:	Typical In-circuit Serial
1 iguro 10 20.	Programming Connection142
Figure 14-1:	General Format for Instructions
Figure 16-1:	Load Conditions for Device Timing
-	Specifications
Figure 16-2:	External Clock Timing169
Figure 16-3:	CLKOUT and I/O Timing170
Figure 16-4:	Reset, Watchdog Timer, Oscillator
	Start-up Timer and Power-up Timer
	Timing171
Figure 16-5:	Timer0 External Clock Timings172
Figure 17-1:	Typical RC Oscillator
- : (- 0	Frequency vs. Temperature
Figure 17-2:	Typical RC Oscillator
E inung 17 0:	Frequency vs. VDD
Figure 17-3:	Typical RC Oscillator
Figure 17-4:	Frequency vs. VDD174 Typical RC Oscillator
Figure 17-4.	Frequency vs. VDD174
Figure 17-5:	Typical IPD vs. VDD Watchdog Timer
i iguio 17-0.	Disabled 25°C
Figure 17-6:	Typical IPD vs. VDD Watchdog Timer
.g	Enabled 25°C
Figure 17-7:	Maximum IPD vs. VDD Watchdog
0	Disabled
Figure 17-8:	Maximum IPD vs. VDD Watchdog
	Enabled*176
Figure 17-9:	Vтн (Input Threshold Voltage) of
	I/O Pins vs. VDD176

© 1997 Microchip Technology Inc.

E	
Figure 17-10:	VIH, VIL of MCLR, T0CKI and OSC1
	(in RC Mode) vs. VDD 177
Figure 17-11:	Vтн (Input Threshold Voltage) of
	OSC1 Input (in XT, HS,
	and LP Modes) vs. VDD
Eiguro 17 12	
Figure 17-12:	Typical IDD vs. Frequency
	(External Clock, 25°C) 178
Figure 17-13:	Maximum IDD vs. Frequency
	(External Clock, -40° to +85°C) 178
Figure 17-14:	Maximum IDD vs. Frequency
-	(External Clock, -55° to +125°C)
Figure 17-15:	WDT Timer Time-out Period vs. VDD 179
Figure 17-16:	Transconductance (gm) of HS
rigure 17-10.	Oscillator vs. VDD
Einung 47 47	
Figure 17-17:	Transconductance (gm) of LP
	Oscillator vs. VDD180
Figure 17-18:	Transconductance (gm) of XT
	Oscillator vs. VDD180
Figure 17-19:	IOH vs. VOH, VDD = 3V
Figure 17-20:	ЮН vs. VOH, VDD = 5V 180
Figure 17-21:	IOL vs. VOL, VDD = 3V
Figure 17-22:	IOL vs. VOL, VDD = 5V
Figure 18-1:	Load Conditions for Device
Figure 10-1.	
	Timing Specifications
Figure 18-2:	External Clock Timing189
Figure 18-3:	CLKOUT and I/O Timing190
Figure 18-4:	Reset, Watchdog Timer,
-	Oscillator Start-up Timer and
	Power-up Timer Timing191
Figure 18-5:	Timer0 and Timer1 External
rigaro ro o.	Clock Timings
Figure 18-6:	Capture/Compare/PWM Timings
Figure 10-0.	
	(CCP1)
Figure 18-7:	Parallel Slave Port Timing
	(PIC16C64)194
Figure 18-8:	SPI Mode Timing 195
Figure 18-9:	1 ² C Due Start/Stan Dite Timing 100
1 19410 10 0.	I ² C Bus Start/Stop Bits Timing
Figure 18-10:	
Figure 18-10:	I ² C Bus Data Timing 197
0	I ² C Bus Data Timing 197 Load Conditions for Device
Figure 18-10: Figure 19-1:	I ² C Bus Data Timing
Figure 18-10: Figure 19-1: Figure 19-2:	I ² C Bus Data Timing
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3:	I ² C Bus Data Timing
Figure 18-10: Figure 19-1: Figure 19-2:	I ² C Bus Data Timing
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3:	I ² C Bus Data Timing
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4:	I ² C Bus Data Timing
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 005 Oscillator Start-up Timer and 207 Brown-out Reset Timing 207
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4:	I ² C Bus Data Timing
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 005 Oscillator Start-up Timer and 207 Brown-out Reset Timing 207
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6:	I²C Bus Data Timing197Load Conditions for DeviceTiming Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,006Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Timer0 and Timer1 External208
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5:	I²C Bus Data Timing197Load Conditions for Device197Timing Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,206Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Timer0 and Timer1 External208Clock Timings208Capture/Compare/PWM Timings208
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-5: Figure 19-6: Figure 19-7:	I²C Bus Data Timing197Load Conditions for Device197Timing Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,206Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Timer0 and Timer1 External208Clock Timings208Capture/Compare/PWM Timings209
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 005 Oscillator Start-up Timer and 207 Brown-out Reset Timing 207 Timer0 and Timer1 External 208 Clock Timings 208 Capture/Compare/PWM Timings 209 Parallel Slave Port Timing 209
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-5: Figure 19-7: Figure 19-7: Figure 19-8:	I ² C Bus Data Timing197Load Conditions for DeviceTiming Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,006Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Clock Timings208Capture/Compare/PWM Timings209Parallel Slave Port Timing210
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-8: Figure 19-9:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 206 Power-up Timer Timing 207 Brown-out Reset Timing 207 Timer0 and Timer1 External 208 Capture/Compare/PWM Timings 209 Parallel Slave Port Timing 209 Parallel Slave Port Timing 210 SPI Mode Timing 211
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-10:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 206 Oscillator Start-up Timer and 207 Brown-out Reset Timing 207 Timer0 and Timer1 External 208 Capture/Compare/PWM Timings 208 CCP1) 209 Parallel Slave Port Timing 210 SPI Mode Timing 211 I ² C Bus Start/Stop Bits Timing 212
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-8: Figure 19-9:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 206 Oscillator Start-up Timer and 207 Brown-out Reset Timing 207 Timer0 and Timer1 External 208 Capture/Compare/PWM Timings 208 CCP1) 209 Parallel Slave Port Timing 210 SPI Mode Timing 211 I ² C Bus Start/Stop Bits Timing 212 I ² C Bus Data Timing 213
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-10:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 206 Oscillator Start-up Timer and 207 Brown-out Reset Timing 207 Timer0 and Timer1 External 208 Capture/Compare/PWM Timings 208 CCP1) 209 Parallel Slave Port Timing 210 SPI Mode Timing 211 I ² C Bus Start/Stop Bits Timing 212
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-5: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-10: Figure 19-11:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 206 Oscillator Start-up Timer and 207 Brown-out Reset Timing 207 Timer0 and Timer1 External 208 Capture/Compare/PWM Timings 208 CCP1) 209 Parallel Slave Port Timing 210 SPI Mode Timing 211 I ² C Bus Start/Stop Bits Timing 212 I ² C Bus Data Timing 213
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-5: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-10: Figure 19-11:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 006 Oscillator Start-up Timer and 207 Power-up Timer Timing 207 Brown-out Reset Timing 207 Timer0 and Timer1 External 208 Capture/Compare/PWM Timings 209 Parallel Slave Port Timing 209 Parallel Slave Port Timing 211 I ² C Bus Start/Stop Bits Timing 212 I ² C Bus Data Timing 213 Load Conditions for Device Timing 213
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-11: Figure 20-1: Figure 20-2:	I²C Bus Data Timing197Load Conditions for DeviceTiming SpecificationsTiming Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,206Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Clock Timings208Capture/Compare/PWM Timings208CCP1)209Parallel Slave Port Timing211I²C Bus Start/Stop Bits Timing212I²C Bus Data Timing213Load Conditions for Device Timing220External Clock Timing220External Clock Timing220
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-10: Figure 19-11: Figure 20-1: Figure 20-2: Figure 20-3:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 206 Oscillator Start-up Timer and 207 Power-up Timer Timing 207 Brown-out Reset Timing 207 Timer0 and Timer1 External 208 Capture/Compare/PWM Timings 209 Parallel Slave Port Timing 210 SPI Mode Timing 211 I ² C Bus Start/Stop Bits Timing 212 I ² C Bus Data Timing 213 Load Conditions for Device Timing 220 External Clock Timing 220
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-11: Figure 20-1: Figure 20-2:	I²C Bus Data Timing197Load Conditions for DeviceTiming SpecificationsTiming Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,206Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Clock Timings208Capture/Compare/PWM Timings209Parallel Slave Port Timing210SPI Mode Timing211I²C Bus Start/Stop Bits Timing212I²C Bus Data Timing213Load Conditions for Device Timing220External Clock Timing220External Clock Timing221CLKOUT and I/O Timing222Reset, Watchdog Timer, Oscillator222
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-10: Figure 19-11: Figure 20-1: Figure 20-2: Figure 20-3:	I ² C Bus Data Timing 197 Load Conditions for Device 197 Timing Specifications 204 External Clock Timing 205 CLKOUT and I/O Timing 206 Reset, Watchdog Timer, 206 Oscillator Start-up Timer and 207 Power-up Timer Timing 207 Brown-out Reset Timing 207 Timer0 and Timer1 External 208 Capture/Compare/PWM Timings 209 Parallel Slave Port Timing 210 SPI Mode Timing 211 I ² C Bus Start/Stop Bits Timing 212 I ² C Bus Data Timing 213 Load Conditions for Device Timing 220 External Clock Timing 221 CLKOUT and I/O Timing 222 Reset, Watchdog Timer, Oscillator 222 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-10: Figure 19-11: Figure 20-1: Figure 20-2: Figure 20-3: Figure 20-4:	I²C Bus Data Timing197Load Conditions for DeviceTiming Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,206Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Cock Timings208Capture/Compare/PWM Timings209Parallel Slave Port Timing210SPI Mode Timing211I²C Bus Start/Stop Bits Timing212Load Conditions for Device Timing220External Clock Timing220External Clock Timing221CLKOUT and I/O Timing222Reset, Watchdog Timer, Oscillator222Start-up Timer and Power-up Timer223
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-10: Figure 19-11: Figure 20-1: Figure 20-2: Figure 20-3:	I²C Bus Data Timing197Load Conditions for DeviceTiming Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,006Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Timer0 and Timer1 External208Clock Timings208Capture/Compare/PWM Timings209Parallel Slave Port Timing210SPI Mode Timing211I²C Bus Start/Stop Bits Timing213Load Conditions for Device Timing220External Clock Timing221CLKOUT and I/O Timing222Reset, Watchdog Timer, Oscillator223Timer0 and Timer1 External Clock223
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-3: Figure 19-4: Figure 19-6: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-10: Figure 19-10: Figure 19-11: Figure 20-1: Figure 20-2: Figure 20-3: Figure 20-4: Figure 20-5:	I²C Bus Data Timing197Load Conditions for DeviceTiming Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,005Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Timer0 and Timer1 External208Capture/Compare/PWM Timings209Parallel Slave Port Timing210SPI Mode Timing211I²C Bus Start/Stop Bits Timing213Load Conditions for Device Timing220External Clock Timing220External Clock Timing221CLKOUT and I/O Timing222Reset, Watchdog Timer, Oscillator223Start-up Timer and Power-up Timer223Timer0 and Timer1 External Clock223
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-3: Figure 19-4: Figure 19-5: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-8: Figure 19-9: Figure 19-10: Figure 19-11: Figure 20-1: Figure 20-2: Figure 20-3: Figure 20-4:	I²C Bus Data Timing197Load Conditions for DeviceTiming Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,206Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Clock Timings208Capture/Compare/PWM Timings209Parallel Slave Port Timing210SPI Mode Timing211I²C Bus Data Timing212I²C Bus Data Timing213Load Conditions for Device Timing220External Clock Timing221CLKOUT and I/O Timing222Reset, Watchdog Timer, Oscillator223Start-up Timer and Power-up Timer223Timer0 and Timer1 External Clock223Timer0 and Timer1 External Clock224Capture/Compare/PWM Timings224
Figure 18-10: Figure 19-1: Figure 19-2: Figure 19-3: Figure 19-3: Figure 19-4: Figure 19-6: Figure 19-6: Figure 19-7: Figure 19-7: Figure 19-10: Figure 19-10: Figure 19-11: Figure 20-1: Figure 20-2: Figure 20-3: Figure 20-4: Figure 20-5:	I²C Bus Data Timing197Load Conditions for DeviceTiming Specifications204External Clock Timing205CLKOUT and I/O Timing206Reset, Watchdog Timer,005Oscillator Start-up Timer and207Power-up Timer Timing207Brown-out Reset Timing207Timer0 and Timer1 External208Capture/Compare/PWM Timings209Parallel Slave Port Timing210SPI Mode Timing211I²C Bus Start/Stop Bits Timing213Load Conditions for Device Timing220External Clock Timing220External Clock Timing221CLKOUT and I/O Timing222Reset, Watchdog Timer, Oscillator223Start-up Timer and Power-up Timer223Timer0 and Timer1 External Clock223

Figure 20	-7: P	Parallel Slave Port Timing	226
Figure 20	-8: S	SPI Mode Timing	227
Figure 20		² C Bus Start/Stop Bits Timing	228
Figure 20		² C Bus Data Timing	229
Figure 20		ISART Synchronous Transmission	
	1)	Master/Slave) Timing	230
Figure 20		ISART Synchronous Receive	
	1)	Master/Slave) Timing	230
Figure 21	-1: L	oad Conditions for Device Timing	
		Specifications	
Figure 21	-2: E	xternal Clock Timing	237
Figure 21	-3: C	LKOUT and I/O Timing	238
Figure 21		Reset, Watchdog Timer, Oscillator	
-	S	Start-up Timer and Power-up Timer	
	Т	iming	239
Figure 21	-5: B	Brown-out Reset Timing	239
Figure 21	-6: T	imer0 and Timer1 External Clock	
•	Т	ïmings	240
Figure 21		Capture/Compare/PWM Timings	
0		(CCP1 and CCP2)	241
Figure 21		Parallel Slave Port Timing	
0		PIC16C65A)	242
Figure 21		SPI Mode Timing	
Figure 21		² C Bus Start/Stop Bits Timing	
Figure 21		² C Bus Data Timing	
Figure 21		JSART Synchronous Transmission	
ga.o		Master/Slave) Timing	246
Figure 21		ISART Synchronous Receive	210
rigare z r		Master/Slave) Timing	246
Figure 22		.oad Conditions for Device Timing	240
riguie 22		Specifications	252
Figure 22		External Clock Timing	
Figure 22		CLKOUT and I/O Timing	
Figure 22 Figure 22			204
Figure 22		Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer	
		iming	255
Eiguro 22		Brown-out Reset Timing	
Figure 22 Figure 22		imer0 and Timer1 External Clock	255
Figure 22			256
Figure 22		imings Capture/Compare/PWM Timings	200
Figure 22			057
		CCP1 and CCP2)	257
Figure 22		Parallel Slave Port Timing	~~~
F:		PIC16CR65)	
Figure 22		SPI Mode Timing	
Figure 22		² C Bus Start/Stop Bits Timing	
Figure 22		² C Bus Data Timing	261
Figure 22		JSART Synchronous Transmission	
		Master/Slave) Timing	262
Figure 22		JSART Synchronous Receive	
		Master/Slave) Timing	262
Figure 23		oad Conditions for Device Timing	
		Specifications	
Figure 23		xternal Clock Timing	
Figure 23		LKOUT and I/O Timing	270
Figure 23		Reset, Watchdog Timer, Oscillator	
	S	Start-up Timer and Power-up Timer	
		iming	
Figure 23		Brown-out Reset Timing	271
Figure 23		imer0 and Timer1 External Clock	
	Т	ïmings	272
Figure 23		Capture/Compare/PWM Timings	
		CCP1 and CCP2)	273
Figure 23	-8: P	Parallel Slave Port Timing (PIC16C67)	274
Figure 23	-9: S	SPI Master Mode Timing (CKE = 0)	275
Figure 23	-10: S	SPI Master Mode Timing (CKE = 1)	275
Figure 23		SPI Slave Mode Timing (CKE = 0)	

Figure 23-12:	SPI Slave Mode Timing (CKE = 1)
Figure 23-13:	I ² C Bus Start/Stop Bits Timing
Figure 23-14:	I ² C Bus Data Timing279
Figure 23-15:	USART Synchronous Transmission
	(Master/Slave) Timing280
Figure 23-16:	USART Synchronous Receive
	(Master/Slave) Timing280
Figure 24-1:	Typical IPD vs. VDD
	(WDT Disabled, RC Mode)
Figure 24-2:	Maximum IPD vs. VDD
F	(WDT Disabled, RC Mode)
Figure 24-3:	Typical IPD vs. VDD @ 25°C
F	(WDT Enabled, RC Mode)
Figure 24-4:	Maximum IPD vs. VDD
Figure 24 F	(WDT Enabled, RC Mode)
Figure 24-5:	Typical RC Oscillator Frequency vs. VDD
Figure 24 6:	Typical RC Oscillator
Figure 24-6:	Frequency vs. VDD
Figure 24-7:	Typical RC Oscillator
Figure 24-7.	Frequency vs. VDD
Figure 24-8:	Typical IPD vs. VDD Brown-out
1 iguie 24-0.	Detect Enabled (RC Mode)
Figure 24-9:	Maximum IPD vs. VDD Brown-out
1 iguite 24-5.	Detect Enabled
	(85°C to -40°C, RC Mode)
Figure 24-10:	Typical IPD vs. Timer1 Enabled
rigaro Er ro.	(32 kHz, RC0/RC1 = 33 pF/33 pF,
	RC Mode)
Figure 24-11:	Maximum IPD vs. Timer1 Enabled
	(32 kHz, RC0/RC1 = 33 pF/33 pF,
	85°C to -40°C, RC Mode)
Figure 24-12:	Typical IDD vs. Frequency
-	(RC Mode @ 22 pF, 25°C) 284
Figure 24-13:	Maximum IDD vs. Frequency
	(RC Mode @ 22 pF, -40°C to 85°C)
Figure 24-14:	Typical IDD vs. Frequency
	(RC Mode @ 100 pF, 25°C) 285
Figure 24-15:	Maximum IDD vs. Frequency
	(RC Mode @ 100 pF, -40°C to 85°C) 285
Figure 24-16:	Typical IDD vs. Frequency
	(RC Mode @ 300 pF, 25°C)
Figure 24-17:	Maximum IDD vs. Frequency
	(RC Mode @ 300 pF, -40°C to 85°C) 286
Figure 24-18:	Typical IDD vs. Capacitance @ 500 kHz
F ¹	(RC Mode)
Figure 24-19:	Transconductance(gm) of HS
Figure 24-20:	Oscillator vs. VDD
Figure 24-20.	
Figure 24-21:	Oscillator vs. VDD
Figure 24-21.	Oscillator vs. VDD
Figure 24-22:	Typical XTAL Startup Time vs. VDD
1 iguie 24-22.	(LP Mode, 25°C)
Figure 24-23:	Typical XTAL Startup Time vs. VDD
1 iguro 2 i 20.	(HS Mode, 25°C)
Figure 24-24:	Typical XTAL Startup Time vs. VDD
.g	(XT Mode, 25°C)
Figure 24-25:	Typical Idd vs. Frequency
5	(LP Mode, 25°C)
Figure 24-26:	Maximum IDD vs. Frequency
	(LP Mode, 85°C to -40°C)
Figure 24-27:	Typical IDD vs. Frequency
	(XT Mode, 25°C)
Figure 24-28:	
1 igule 24-20.	Maximum IDD vs. Frequency
1 igure 24-20.	Maximum IDD vs. Frequency (XT Mode, -40°C to 85°C)

Figure 24-29:	Typical IDD vs. Frequency	
	(HS Mode, 25°C)29	90
Figure 24-30:	Maximum IDD vs. Frequency	
	(HS Mode, -40°C to 85°C)29	90

© 1997 Microchip Technology Inc.

LIST OF TABLES

Table 1-1:	PIC16C6X Family of Devices6		
Table 3-1:	PIC16C61 Pinout Description14		
Table 3-2:	PIC16C62/62A/R62/63/R63/66		
	Pinout Description15		
Table 3-3:	PIC16C64/64A/R64/65/65A/R65/67		
	Pinout Description16		
Table 4-1:	Special Function Registers for the		
	PIC16C61		
Table 4-2:	Special Function Registers for the		
	PIC16C62/62A/R62		
Table 4-3:	Special Function Registers for the		
Table 4-5.	PIC16C63/R6326		
Table 4-4:	Special Function Registers for the		
Table 4-4.			
	PIC16C64/64A/R64		
Table 4-5:	Special Function Registers for the		
T 11 4 6	PIC16C65/65A/R65		
Table 4-6:	Special Function Registers for the		
	PIC16C66/67		
Table 5-1:	PORTA Functions		
Table 5-2:	Registers/Bits Associated with		
	PORTA		
Table 5-3:	PORTB Functions54		
Table 5-4:	Summary of Registers Associated with		
	PORTB		
Table 5-5:	PORTC Functions for PIC16C62/6455		
Table 5-6:	PORTC Functions for		
	PIC16C62A/R62/64A/R6456		
Table 5-7:	PORTC Functions for		
	PIC16C63/R63/65/65A/R65/66/6756		
Table 5-8:	Summary of Registers Associated with		
	PORTC		
Table 5-9:	PORTD Functions57		
T I I E 40			
Table 5-10:	Summary of Registers Associated with		
Table 5-10:	PORTD		
Table 5-10: Table 5-11:	PORTD		
	PORTD		
Table 5-11:	PORTD		
Table 5-11:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with PORTE 59 Registers Associated with		
Table 5-11: Table 5-12:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with PORTE 59 Registers Associated with Parallel Slave Port 62		
Table 5-11: Table 5-12:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with PORTE 59 Registers Associated with Parallel Slave Port 62 Registers Associated with Timer0 69		
Table 5-11: Table 5-12: Table 5-13:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with PORTE 59 Registers Associated with Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the		
Table 5-11: Table 5-12: Table 5-13: Table 7-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with PORTE 59 Registers Associated with Parallel Slave Port 62 Registers Associated with Timer0 69		
Table 5-11: Table 5-12: Table 5-13: Table 7-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with PORTE 59 Registers Associated with Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Registers Associated with 73		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with PORTE 59 Registers Associated with Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Registers Associated with 74		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 76		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 76 CCP Mode - Timer Resource 77		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 76		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 76 CCP Mode - Timer Resource 77		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 77 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Registers Associated with 73 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 77 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies 77		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 79 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Registers Associated with 73 Registers Associated with 74 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, 81		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, 63 Capture and Compare 81		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 79 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Registers Associated with 73 Registers Associated with 74 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, 81		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare 81 Registers Associated with PWM and Timer2 82		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Interactions at 20 MHz 81 Registers Associated with Timer1, 62 Capture and Compare 81 Registers Associated with PWM 81 Registers Associated with PWM 82 Registers Associated with SPI 82		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Interactions at 20 MHz 81 Registers Associated with Timer1, 63 Capture and Compare 81 Registers Associated with PWM 81 Registers Associated with PWM 82 Registers Associated with SPI 69 Operation 88		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Registers Associated with 71 Timer1 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Interaction of Two CCP Modules 77 Example PWM Frequencies 81 Registers Associated with Timer1, Capture and Compare Registers Associated with PWM 81 Registers Associated with SPI 82 Registers Associated with SPI 0peration		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 9 PORTE 59 Registers Associated with 9 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Registers Associated with 71 Timer1 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare 81 Registers Associated with SPI 0peration 88 Registers Associated with SPI 0peration 88 Registers Associated with SPI 0peration (PIC16C66/67) 94		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2: Table 11-3:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 9 PORTE 59 Registers Associated with 9 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare 81 Registers Associated with PWM and Timer2 82 Registers Associated with SPI Operation 88 Operation 88 Registers Associated with SPI Operation (PIC16C66/67) 94 PC Bus Terminology 95		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Registers Associated with 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Interaction of Two CCP Modules 77 Example PWM Frequencies 81 and Resolutions at 20 MHz 81 Registers Associated with Timer1, 62 Capture and Compare 81 Registers Associated with SPI 60 Operation 88 Registers Associated with SPI 60 Operation 88 Registers Associated with SPI 60 Operation 81 Registers Associated with SPI 60 Operation 81 Registers Associated with SPI 60		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-5: Table 11-1: Table 11-2: Table 11-3: Table 11-4:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 9 PORTE 59 Registers Associated with 59 Registers Associated with 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Registers Associated with 73 Registers Associated with 73 Registers Associated with 74 Registers Associated with 77 Imer1 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare 81 Registers Associated with PWM and Timer2 82 Registers Associated with SPI Operation 88 Registers Associated with SPI Operation (PIC16C66/67) 94 PC Bus Terminology 95 95 95 Data Transfer Received Byte Actions 100		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2: Table 11-3:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 9 PORTE 59 Registers Associated with 9 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies 81 and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare Capture and Compare 81 Registers Associated with PWM 82 Registers Associated with SPI Operation Operation 88 Registers Associated with SPI Operation (PIC16C66/67) Operation (PIC16C66/67) 94 PC Bus Terminology 95 Data Transfer Received Byte Actions		
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-5: Table 11-1: Table 11-2: Table 11-3: Table 11-4:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 9 PORTE 59 Registers Associated with 59 Registers Associated with 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Registers Associated with 73 Registers Associated with 73 Registers Associated with 74 Registers Associated with 77 Imer1 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare 81 Registers Associated with PWM and Timer2 82 Registers Associated with SPI Operation 88 Registers Associated with SPI Operation (PIC16C66/67) 94 PC Bus Terminology 95 95 95 Data Transfer Received Byte Actions 100		

Table 12-2:	Registers Associated with Baud	
	Rate Generator 107	
Table 12-3:	Baud Rates for Synchronous Mode 108	
Table 12-4:	Baud Rates for Asynchronous Mode	
	(BRGH = 0) 108	
Table 12-5:	Baud Rates for Asynchronous Mode	
	(BRGH = 1)	
Table 12-6:	Registers Associated with	
Table 40.7	Asynchronous Transmission	
Table 12-7:	Registers Associated with	
Table 12-8:	Asynchronous Reception 115 Registers Associated with	
	Synchronous Master Transmission 117	
Table 12-9:	Registers Associated with	
14510 12 0.	Synchronous Master Reception 118	
Table 12-10:	Registers Associated with	
	Synchronous Slave Transmission	
Table 12-11:	Registers Associated with	
	Synchronous Slave Reception 121	
Table 13-1:	Ceramic Resonators PIC16C61 126	
Table 13-2:	Ceramic Resonators	
	PIC16C62/62A/R62/63/R63/	
	64/64A/R64/65/65A/R65/66/67 126	
Table 13-3:	Capacitor Selection for Crystal	
	Oscillator for PIC16C61 126	
Table 13-4:	Capacitor Selection for Crystal	
	Oscillator for PIC16C62/62A/R62/63/R63/	
Table 13-5:	64/64A/R64/65/65A/R65/66/67 126 Time-out in Various Situations,	
Table 13-5:	PIC16C61/62/64/65	
Table 13-6:	Time-out in Various Situations,	
	PIC16C62A/R62/63/R63/	
	64A/R64/65A/R65/66/67 130	
Table 13-7:	Status Bits and Their Significance,	
	PIC16C61	
Table 13-8:	Status bits and Their Significance,	
	PIC16C62/64/65130	
Table 13-9:	Status Bits and Their Significance for	
	PIC16C62A/R62/63/R63/	
T I I I I I I I I I I I I I I I I I I I	64A/R64/65A/R65/66/67 131	
Table 13-10:	Reset Condition for Special	
Table 13-11:	Registers on PIC16C61/62/64/65131 Reset Condition for Special	
	Registers on	
	PIC16C62A/R62/63/R63/	
	64A/R64/65A/R65/66/67	
Table 13-12:	Initialization Conditions for	
	all Registers	
Table 14-1:	Opcode Field Descriptions 143	
Table 14-2:	PIC16CXX Instruction Set 144	
Table 15-1:	Development Tools from Microchip 162	
Table 16-1:	Cross Reference of Device	
	Specs for Oscillator Configurations	
	and Frequencies of Operation	
	(Commercial Devices)	
Table 16-2:	External Clock Timing	
Table 16-3:	Requirements 169 CLKOUT and I/O Timing	
Table T0-3.	Requirements 170	
Table 16-4:	Reset, Watchdog Timer,	
	Oscillator Start-up Timer and	
	Power-up Timer Requirements	
Table 16-5:	Timer0 External Clock Requirements 172	
Table 17-1:	RC Oscillator Frequencies 173	
Table 17-2:	Input Capacitance* 181	

Table 18-1:	Cross Reference of Device Specs for Oscillator Configurations and Frequencies of Operation
Table 18-2:	(Commercial Devices)
Table 18-3:	Requirements
Table 18-4:	Requirements
	Oscillator Start-up Timer and Power-up Timer Requirements
Table 18-5:	Timer0 and Timer1 External Clock Requirements
Table 18-6:	Capture/Compare/PWM Requirements (CCP1)193
Table 18-7:	Parallel Slave Port Requirements (PIC16C64)194
Table 18-8:	SPI Mode Requirements
Table 18-9:	I ² C Bus Start/Stop Bits
	Requirements
Table 18-10:	I ² C Bus Data Requirements
Table 19-1:	Cross Reference of Device Specs
	for Oscillator Configurations and
	Frequencies of Operation
	(Commercial Devices) 199
Table 19-2:	External Clock Timing
	Requirements
Table 19-3:	CLKOUT and I/O Timing
	Requirements
Table 19-4:	Reset, Watchdog Timer,
Table 13-4.	
	Oscillator Start-up Timer,
	Power-up Timer, and Brown-out
	Reset Requirements 207
Table 19-5:	Timer0 and Timer1 External
	Clock Requirements 208
Table 19-6:	Capture/Compare/PWM
	Requirements (CCP1) 209
Table 19-7:	Parallel Slave Port Requirements
	(PIC16C64A/R64)210
Table 19-8:	SPI Mode Requirements
Table 19-9:	I ² C Bus Start/Stop Bits
	Requirements
Table 19-10:	I ² C Bus Data Requirements
Table 20-1:	Cross Reference of Device Specs
	for Oscillator Configurations and
	Frequencies of Operation
	(Commercial Devices)
Table 20-2:	External Clock Timing
	Requirements
Table 20-3:	CLKOUT and I/O Timing
	Requirements 222
Table 20-4:	Reset, Watchdog Timer,
	Oscillator Start-up Timer and
	Power-up Timer Requirements
Table 20-5:	Timer0 and Timer1 External
	Clock Requirements
Table 20-6:	Capture/Compare/PWM
	Requirements (CCP1 and CCP2)
Table 20-7:	Parallel Slave Port Requirements
Table 20-8:	SPI Mode Requirements
Table 20-9:	I ² C Bus Start/Stop Bits
1 0010 20-3.	
Table 20 40	Requirements
Table 20-10:	i ² C Bus Data Requirements
Table 20-11:	USART Synchronous Transmission
	Requirements

Table 20-12:	USART Synchronous Receive		
	Requirements		
Table 21-1:	Cross Reference of Device		
	Specs for Oscillator Configurations		
	and Frequencies of Operation (Commercial Devices)231		
Table 21-2:	External Clock Timing		
14510 21 2.	Requirements		
Table 21-3:	CLKOUT and I/O Timing		
	Requirements238		
Table 21-4:	Reset, Watchdog Timer, Oscillator		
	Start-up Timer, Power-up Timer, and		
Table 01 Fr	Brown-out Reset Requirements		
Table 21-5:	Timer0 and Timer1 External Clock Requirements240		
Table 21-6:	Capture/Compare/PWM		
1 4010 2 1 01	Requirements (CCP1 and CCP2)241		
Table 21-7:	Parallel Slave Port Requirements		
	(PIC16C65A)242		
Table 21-8:	SPI Mode Requirements243		
Table 21-9:	I ² C Bus Start/Stop Bits		
- 11 67 75	Requirements		
Table 21-10:	I ² C Bus Data Requirements245		
Table 21-11:	USART Synchronous		
Table 21-12:	Transmission Requirements246 USART Synchronous Receive		
	Requirements		
Table 22-1:	Cross Reference of Device Specs		
	for Oscillator Configurations and		
	Frequencies of Operation		
	(Commercial Devices)247		
Table 22-2:	External Clock Timing		
	Requirements		
Table 22-3:	CLKOUT and I/O Timing		
Table 22-4:	Requirements254 Reset, Watchdog Timer,		
	Oscillator Start-up Timer,		
	Power-up Timer, and Brown-out		
	Reset Requirements		
Table 22-5:	Timer0 and Timer1 External		
	Clock Requirements256		
Table 22-6:	Capture/Compare/PWM		
T 11 00 T	Requirements (CCP1 and CCP2)257		
Table 22-7:	Parallel Slave Port Requirements		
Table 22 9	(PIC16CR65)258 SPI Mode Requirements259		
Table 22-8: Table 22-9:	I ² C Bus Start/Stop Bits		
	Requirements		
Table 22-10:	I ² C Bus Data Requirements		
Table 22-11:	USART Synchronous Transmission		
	Requirements		
Table 22-12:	USART Synchronous Receive		
	Requirements262		
Table 23-1:	Cross Reference of Device Specs		
	for Oscillator Configurations and		
	Frequencies of Operation		
Table 23-2:	(Commercial Devices)263 External Clock Timing		
	Requirements		
Table 23-3:	CLKOUT and I/O Timing		
	Requirements		
Table 23-4:	Reset, Watchdog Timer,		
	Oscillator Start-up Timer,		
	Power-up Timer, and Brown-out		
	Reset Requirements271		

© 1997 Microchip Technology Inc.

Table 23-5:	Timer0 and Timer1 External
	Clock Requirements272
Table 23-6:	Capture/Compare/PWM
	Requirements (CCP1 and CCP2)273
Table 23-7:	Parallel Slave Port Requirements
	(PIC16C67)274
Table 23-8:	SPI Mode Requirements277
Table 23-9:	I ² C Bus Start/Stop Bits
	Requirements278
Table 23-10:	I ² C Bus Data Requirements
Table 23-11:	USART Synchronous Transmission
	Requirements
Table 23-12:	USART Synchronous Receive
	Requirements
Table 24-1:	RC Oscillator Frequencies
Table 24-2:	Capacitor Selection for Crystal
	Oscillators
Table E-1:	Pin Compatible Devices

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postinas
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe[®] communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address: mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS.

© 1997 Microchip Technology Inc.

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the **<Enter>** key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the **<Enter>** key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the **<Enter>** key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

970301

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

*fuzzy*TECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.


Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	o: Technical Publications Manager Total Pa	iges Sent
RE:	E: Reader Response	
From	rom: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: () FAX: ()
Appli	pplication (optional):	
Wou	Vould you like a reply?YN	
Devi	Device: PIC16C6X Literature Number: DS30234D	
Ques	Questions:	
1. V	. What are the best features of this document?	
-		
2. H	. How does this document meet your hardware and software development	needs?
_		
-		
3. E	. Do you find the organization of this data sheet easy to follow? If not, why'	?
-		
4	. What additions to the data sheet do you think would enhance the structur	e and subject?
1. 1		
-		
5. V	. What deletions from the data sheet could be made without affecting the c	overall usefulness?
_		
_		
6. I	. Is there any incorrect or misleading information (what and where)?	
_		
7. H	. How would you improve this document?	
-		
- 8. H	. How would you improve our software, systems, and silicon products?	
•	· · · · · · · · · · · · · · · · · · ·	
_		

DS30234D-page 334

PIC16C6X Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. The Microchip Website at www.microchip.com
- 2. Your local Microchip sales office (see following page)

3. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

4. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

WORLDWIDE SALES & SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 *Technical Support:* 602 786-7627 *Web:* http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 708-285-0071 Fax: 708-285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong

Microchip Asia Pacific RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431 India

india

Microchip Technology India No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-299-4036 Fax: 91-80-559-9840

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tei: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hongiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

Singapore

Microchip Technology Taiwan Singapore Branch 200 Middle Road #10-03 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886 2-717-7175 Fax: 886-2-545-0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44-1628-851077 Fax: 44-1628-850259

France

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Müchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleone Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883

JAPAN

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81-4-5471- 6166 Fax: 81-4-5471-6122

1/14/97



All rights reserved. © 1997, Microchip Technology Incorporated, USA.

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use, or otherwise. Use of Microchip's products as critical components in medical devices is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.