


## 4-BIT SERIAL-to-PARALLEL CONVERTER

## FEATURES

- On-chip clock ÷4 and ÷8
- Extended 100E VEE range of -4.2V to -5.5V
- 2.5Gb/s data rate capability
- Differential clock and serial inputs
- VBB output for single-ended use
- Asynchronous data synchronization
- Mode select to expand to 8 bits
- Internal 75kΩ input pull-down resistors
- Fully compatible with Motorola MC10E/100E445
- Available in 28-pin PLCC package

### PIN CONFIGURATION



### **PIN NAMES**

Pin	Function
SINA, SINA	Differential Serial Data Input A
SINB, SINB	Differential Serial Data Input B
SEL	Serial Input Select Pin
SOUT, SOUT	Differential Serial Data Output
Q0–Q3	Parallel Data Outputs
CLK, CLK	Differential Clock Inputs
CL/4, CL/4	Differential ÷4 Clock Output
CL/8, CL/8	Differential ÷8 Clock Output
MODE	Conversion Mode 4-bit/8-bit
SYNC	Conversion Synchronizing Input
RESET	Input, Resets the Counters
Vcco	Vcc to Output

### DESCRIPTION

The SY10/100E445 are integrated 4-bit serial-to-parallel data converters. The devices are designed to operate for NRZ data rates of up to 2.5Gb/s. The chip generates a divide-by-4 and a divide-by-8 clock for both 4-bit conversion and a two-chip 8-bit conversion function. The conversion sequence was chosen to convert the first serial bit to Q0, the second to Q1, etc.


Two selectable serial inputs provide a loopback capability for testing purposes when the device is used in conjunction with the E446 parallel-to-serial converter.

The start bit for conversion can be moved using the SYNC input. A single pulse, applied asynchronously for at least two input clock cycles, shifts the start bit for conversion from  $Q_n$  to  $Q_{n-1}$  by one bit. For each additional shift required, an additional pulse must be applied to the SYNC input. Asserting the SYNC input will force the internal clock dividers to "swallow" a clock pulse, effectively shifting a bit from the  $Q_n$  to the  $Q_{n-1}$  output (see Timing Diagram B).

The MODE input is used to select the conversion mode of the device. With the MODE input LOW (or open) the device will function as a 4-bit converter. When the mode input is driven HIGH, the data on the output will change on every eighth clock cycle, thus allowing for an 8-bit conversion scheme using two E445s. When cascaded in an 8-bit conversion scheme, the devices will not operate at the 2.5Gb/s data rate of a single device. Refer to the applications section of this data sheet for more information on cascading the E445.

For lower data rate applications, a VBB reference voltage is supplied for single-ended inputs. When operating at clock rates above 500MHz, differential input signals are recommended. For single-ended inputs, the VBB pin is tied to the inverting differential input and bypassed via a  $0.01\mu$ F capacitor. The VBB provides the switching reference for the input differential amplifier. The VBB can also be used to AC couple an input signal.

# **BLOCK DIAGRAM**



## **TRUTH TABLES**

Mode	Conversion	SEL	Serial Input			
L	4-Bit	Н	А			
Н	8-Bit	L	В			

## **DC CHARACTERISTICS**

#### VEE = VEE (Min.) to VEE (Max.); VCC = VCCO = GND

		TA = 0°C		TA = +25°C			TA = +85°C					
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
Іін	Input HIGH Current	_		150		_	150	-		150	μΑ	—
Vон	Output HIGH Voltage (Sout only) 10E (Sout only) 100E	-1020 -1025		-790 -830	-980 -1025		-760 -830	-910 -1025		670 830	V	1 1
VBB	Output Reference Voltage 10E 100E	-1.38 -1.38		-1.27 -1.26			-1.25 -1.26	-1.31 -1.38		-1.19 -1.26	V	
IEE	Power Supply Current 10E 100E		154 154	185 185		154 154	185 185		154 177	185 212	mA	—

#### NOTE:

1. The maximum VOH limit was relaxed from standard ECL due to the high frequency output design. All other outputs are specified with the standard 10E and 100E VOH levels.

## **AC CHARACTERISTICS**

VEE = VEE (Min.) to VEE (Max.); VCC = VCCO = GND

		TA = 0°C		TA = +25°C			TA = +85°C					
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
fmax	Max. Conversion Frequency	2.0 2.5	_		2.0 2.5		_	2.0 2.5	_	_	Gb/s NRZ	1 2
tplh tphl	Propagation Delay to Output CLK to Q CLK to SOUT CLK to CL/4 CLK to CL/8	1500 800 1100 1100	1800 975 1325 1325	2100 1150 1550 1550	1500 800 1100 1100	1800 975 1325 1325	2100 1150 1550 1550	1500 800 1100 1100	1800 975 1325 1325	2100 1150 1550 1550	ps	_
ts	Set-up Time SINA, SINB SEL	-100 0	-250 -200		-100 0	-250 -200		-100 0	-250 -200		ps	—
tн	Hold Time, SINA, SINB, SEL	450	300	_	450	300	_	450	300	_	ps	—
tRR	Reset Recovery Time	500	300	_	500	300	_	500	300		ps	—
tPW	Minimum Pulse Width CLK, MR	400	—	—	400	—	—	400	—	—	ps	—
tr tf	Rise/Fall Times 20% to 80% Sout Other	100 200	225 425	350 650	100 200	225 425	350 650	100 200	225 425	350 550	ps	—

#### NOTES:

1. Guaranteed for input clock amplitudes of 150mV to 800mV.

2. Guaranteed for input clock amplitudes of 150mV to 400mV.

### APPLICATIONS INFORMATION

The SY10/100E are integrated 1:4 serial-to-parallel converters. The chips are designed to work with the E446 devices to provide both transmission and receiving of a high-speed serial data path. The E445, under special input conditions, can convert up to a 2.5Gb/s NRZ data stream into 4-bit parallel data. The device also provides a divide-by-four clock output to be used to synchronize the parallel data with the rest of the system.

The E445 features multiplexed dual serial inputs to provide test loop capability when used in conjunction with the E446. Figure 1 illustrates the loop test architecture. The architecture allows for the electrical testing of the link without requiring actual transmission over the serial data path medium. The SINA serial input of the E445 has an extra buffer delay and, thus, should be used as the loop back serial input.




Figure 1. Loop Test Architecture

The E445 features a differential serial output and a divide-by-8 clock output to facilitate the cascading of two devices to build a 1:8 demultiplexer. Figure 2 illustrates the architecture of a 1:8 demultiplexer using two E445s. The timing diagram for this configuration can be found on the following page. Notice the serial outputs (SOUT) of the lower order converter feed the serial inputs of the higher order device. This feedthrough of the serial inputs bounds the upper end of the frequency of operation. The clock-to-serial output propagation delay, plus the set-up time of the serial input pins, must fit into a single clock period for the cascade architecture to function properly. Using the worst case values for these two parameters from the data sheet, tPD CLK to SOUT = 1150ps or a clock frequency of 950MHz.

The clock frequency is significantly lower than that of a single converter. To increase this frequency, some games can be played with the clock input of the higher order E445. By delaying the clock feeding the second E445 relative to the clock of the first E445, the frequency of operation can be increased. The delay between the two clocks can be increased until the minimum delay of




Figure 2. Cascaded 1:8 Converter Architecture

clock-to-serial-out would potentially cause a serial bit to be swallowed (Figure 3). With a minimum delay of 800ps on this output, the clock for the lower order E445 cannot be delayed more than 800ps relative to the clock of the first E445 without potentially missing a bit of information. Because the set-up time on the serial input pin is negative, coincident excursions on the data and clock inputs of the E445 will result in correct operation.






Figure 3. Cascade Frequency Limitation

Perhaps the easiest way to delay the second clock relative to the first is to take advantage of the differential clock inputs of the E445. By connecting the clock for the second E445 to the complimentary clock input pin, the device will clock a half a clock period after the first E445 (Figure 4). Utilizing this simple technique will raise the potential conversion frequency up to 1.5GHz. The divide-by-eight clock of the second E445 should be used to synchronize the parallel data to the rest of the system as the parallel data of the two E445s will no longer be synchronized. This skew problem between the outputs can be worked around as the parallel information will be static for eight more clock pulses.


#### **TIMING DIAGRAMS**




Timing Diagram A. 1:4 Serial to Parallel Conversion




Timing Diagram B. 1:4 Serial to Parallel Conversion with SYNC Pulse



Parallel Output Data






**Timing Diagram** 

### PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY10E445JC	J28-1	Commercial
SY10E445JCTR	J28-1	Commercial
SY100E445JC	J28-1	Commercial
SY100E445JCTR	J28-1	Commercial

# 28 LEAD PLCC (J28-1)



#### MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc. © 2000 Micrel Incorporated