

FLASH AND SRAM COMBO MEMORY

MT28C3212P2FL MT28C3212P2NFL

Low Voltage, Extended Temperature



BALLASSIGNMENT 66-Ball FBGA (Top View) M 9 11 12 10 (A11) (A15) (A14) (A13) (A12) (F_Vss) (v...Q) А (A10) (A9) DQ15 В (S_WE#) (DQ6) с D (F_RP#) (DQ12) (S_CE2) (S_VCC) (A19) (DQ11) (F_VPP) Е (S_UB#) (S_OE#) F $\left(A17\right)\left(A7\right)\left(A6\right)\left(A3\right)\left(A2\right)$ G (F_VCC) (A5) (A4) (A0) (F_CE#) (F_VSS) (F_OE#) (NC) н (NC) Top View (Ball Down)

- Cross-compatible command set support Extended command set Common Flash interface (CFI) compliant
- NOTE: 1. These specifications are guaranteed for operation within either one of two voltage ranges, 1.65V-1.95V or 1.80V-2.20V. Use only one of the two voltage ranges for PROGRAM and ERASE operations. 2. MT28C3212P2NFLonly.

OPTIONS

•	Timing	
	100ns	-10
	110ns	-11
•	Boot Block	
	Тор	Т
	Bottom	В
•	VPP1 Range	
	0.9V-2.2V	None
	0.0V-2.2V	Ν
•	Operating Temperature Range	
	Commercial Temperature (0°C to +70°C)	None
	Extended Temperature (-40°C to +85°C)	ΕT
•	Package	
	66-ball FBGA (8 x 8 grid)	FL

Part Number Example: MT28C3212P2FL-10 TET

©2002, Micron Technology, Inc.

MARKING

PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.

Micron

2 MEG x 16 PAGE FLASH 128K x 16 SRAM COMBO MEMORY

GENERAL DESCRIPTION

The MT28C3212P2FL and MT28C3212P2NFL combination Flash and SRAM memory devices provide a compact, low-power solution for systems where PCB real estate is at a premium. The dual-bank Flash is a high-performance, high-density, nonvolatile memory device with a revolutionary architecture that can significantly improve system performance.

This new architecture features:

- A two-memory-bank configuration supporting dual-bank burst operation;
- A high-performance bus interface providing a fast page data transfer; and
- A conventional asynchronous bus interface.

The device also provides soft protection for blocks by configuring soft protection registers with dedicated command sequences. For security purposes, dual 64bit chip protection registers are provided.

The embedded WORD WRITE and BLOCK ERASE functions are fully automated by an on-chip write state machine (WSM). The WSM simplifies these operations and relieves the system processor of secondary tasks. An on-chip status register, one for each bank, can be used to monitor the WSM status to determine the progress of a PROGRAM/ERASE command.

The erase/program suspend functionality allows compatibility with existing EEPROM emulation software packages.

The device takes advantage of a dedicated power source for the Flash device (F_Vcc) and a dedicated power source for the SRAM device (S_Vcc), both at 1.65V–1.95V or 1.80V–2.20V for optimized power consumption and improved noise immunity. The MT28C3212P2FL and MT28C3212P2NFL devices sup-

port two VPP voltage ranges, VPP1 and VPP2. VPP1 is an incircuit voltage of 0.9V–2.2V (MT28C3212P2FL) or 0.0V–2.2V (MT28C3212P2NFL). VPP2 is the production compatibility voltage of 12V \pm 5%. The 12V \pm 5% VPP2 is supported for a maximum of 100 cycles and 10 cumulative hours. See Table 1.

The MT28C3212P2FL and MT28C3212P2NFL devices contain an asynchronous 2Mb SRAM organized as 128K-words by 16 bits. These devices are fabricated using an advanced CMOS process and high-speed/ ultra-low-power circuit technology.

The MT28C3212P2FL and MT28C3212P2NFL devices are packaged in a 66-ball FBGA package with 0.80mm pitch.

DEVICE MARKING

Due to the size of the package, Micron's standard part number is not printed on the top of each device. Instead, an abbreviated device mark comprised of a five-digit alphanumeric code is used. The abbreviated device marks are cross referenced to Micron part numbers in Table 2.

Table 1 VPP Voltage Ranges

	VOLTAGE RANGE				
DEVICE	VPP1	VPP2			
MT28C3212P2FL	0.9V-2.2V	11.4V-12.6V			
MT28C3212P2NFL	0.0V-2.2V	11.4V-12.6V			

Table 2Cross Reference for Abbreviated Device Marks

PART NUMBER	PRODUCT MARKING	SAMPLE MARKING	MECHANICAL SAMPLE MARKING
MT28C3212P2FL-10 BET	FW443	FX443	FY443
MT28C3212P2FL-10 TET	FW442	FX442	FY442
MT28C3212P2FL-11 BET	FW444	FX444	FY444
MT28C3212P2FL-11 TET	FW433	FX433	FY433
MT28C3212P2NFL-11 TET	FW445	FX445	FY445



PART NUMBERING INFORMATION

Micron's low-power devices are available with several different combinations of features (see Figure 1). Valid combinations of features and their corresponding part numbers are listed in Table 3.



Valid Part Number Combinations							
PART NUMBER	VPP1 RANGE	ACCESS TIME (ns)	BOOT BLOCK STARTING ADDRESS	OPERATING TEMPERATURE RANGE			
MT28C3212P2FL-10 BET	0.9V-2.2V	100	Bottom	-40°C to +85°C			
MT28C3212P2FL-10 TET	0.9V-2.2V	100	Тор	-40°C to +85°C			
MT28C3212P2FL-11 BET	0.9V-2.2V	110	Bottom	-40°C to +85°C			
MT28C3212P2FL-11 TET	0.9V-2.2V	110	Тор	-40°C to +85°C			
MT28C3212P2NFL-11 TET	0.0V-2.2V	110	Тор	-40°C to +85°C			

Table 3Valid Part Number Combinations





BLOCK DIAGRAM

FLASH FUNCTIONAL BLOCK DIAGRAM





BALL DESCRIPTIONS

66-BALL FBGA NUMBERS	SYMBOL	ТҮРЕ	DESCRIPTION		
A3, A4, A5, A6, A7, A8, B3, B4, B5, B6, E5, G3, G4, G5, G6, G7, G8, G9, H4, H5, H6	A0-A20	Input	Address Inputs: Inputs for the addresses during READ and WRITE operations. Addresses are internally latched during READ and WRITE cycles. Flash: A0–A20; SRAM: A0–A16.		
H7	F_CE#	Input	Flash Chip Enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby power mode.		
H9	F_OE#	Input	Flash Output Enable: Enables Flash output buffers when LOW. When F_OE# is HIGH, the output buffers are disabled.		
C3	F_WE#	Input	Flash Write Enable: Determines if a given cycle is a Flash WRITE cycle. F_WE# is active LOW.		
D4	F_RP#	Input	Reset. When F_RP# is a logic LOW, the device is in reset, which drives the outputs to High-Z and resets the WSM. When F_RP# is a logic HIGH, the device is in standard operation. When F_RP# transitions from logic LOW to logic HIGH, the device resets all blocks to locked and defaults to the read array mode.		
E3	F_WP#	Input	Flash Write Protect. Controls the lock down function of the flexible locking feature.		
G10	S_CE1#	Input	SRAM Chip Enable1: Activates the SRAM when it is LOW. HIGH level deselects the SRAM and reduces the power consumption to standby levels.		
D8	S_CE2	Input	SRAM Chip Enable2: Activates the SRAM when it is HIGH. LOW level deselects the SRAM and reduces the power consumption to standby levels.		
F5	S_OE#	Input	SRAM Output Enable: Enables SRAM output buffers when LOW. When S_OE# is HIGH, the output buffers are disabled.		
B8	S_WE#	Input	SRAM Write Enable: Determines if a given cycle is an SRAM WRITE cycle. S_WE# is active LOW.		
F3	S_LB#	Input	SRAM Lower Byte: When LOW, it selects the SRAM address lower byte (DQ0–DQ7).		
F4	S_UB#	Input	SRAM Upper Byte: When LOW, it selects the SRAM address upper byte (DQ8–DQ15).		
B7, B9, B10, C7, C8, C9, C10, D7, E6, E8, E9, E10, F7, F8, F9, F10	DQ0-DQ15	Input/ Output	Data Inputs/Outputs: Input array data on the second CE# and WE# cycle during PROGRAM command. Input commands to the command user interface when CE# and WE# are active. Output data when CE# and OE# are active.		



BALL DESCRIPTIONS (continued)

66-BALL FBGA NUMBERS	SYMBOL	ТҮРЕ	DESCRIPTION
E4	F_Vpp	Input/ Supply	Flash Program/Erase Power Supply: [0.9V–2.2V or 11.4V–12.6V]. Operates as input at logic levels to control complete device protection. Provides backward compatibility for factory programming when driven to 11.4V–12.6V. A lower F_VPP voltage range (0.0V–2.2V) is available on the MT28C3212P2NFL device.
D10, H3	F_Vcc	Supply	Flash Power Supply: [1.65V–1.95V or 1.80V–2.20V]. Supplies power for device operation.
A9, H8	F_Vss	Supply	Flash Specific Ground: Do not float any ground pin.
D9	S_Vcc	Supply	SRAM Power Supply: [1.65V–1.95V or 1.80V–2.20V]. Supplies power for device operation.
D3	S_Vss	Supply	SRAM Specific Ground: Do not float any ground pin.
A10	VccQ	Supply	I/O Power Supply: [1.65–1.95V or 1.80V–2.20V]. This input should be tied directly to Vcc.
A1, A2, A11, A12, C4, H1, H2, H10, H11, H12	NC	_	No Connect: Lead is not internally connected; it may be driven or floated.



TRUTH TABLE – FLASH

	FLASH SIGNALS				SRAMSIGNALS						MEMORY OUPUT		
MODES	F_RP#	F_Œ#	F_OE#	F_WE#	S_CE1#	S_CE2	S_OE#	S_WE#	S_UB#	S_LB#	MEMORY BUS CONTROL	DQ0-DQ15	NOTES
Read	н	L	L	н		SRAM must be High-Z			Flash	Dout	1, 2, 3		
Write	н	L	н	L							Flash	Din	1
Standby	н	н	X	Х						Other	High-Z	4	
Output Disable	н	L	н	Н	SRAM any mode allowable			Other	High-Z	4, 5			
Reset	L	Х	Х	Х		-				Other	High-Z	4, 6	

TRUTH TABLE – SRAM

	FLASH SIGNALS		SRAMSIGNALS					MEMORY OUPUT					
MODES	F_RP#	F_Œ#	F_OE#	F_WE#	S_CE1#	S_CE2	S_OE#	S_WE#	S_UB#	S_LB#	MEMORY BUS CONTROL	DQ0-DQ15	NOTES
Read													
DQ0-DQ15					L	Н	L	Н	L	L	SRAM	Dout	1, 3
DQ0–DQ7					L	Н	L	Н	Н	L	SRAM	Dout LB	7
DQ8-DQ15	Fla	ish must	t be Hig	h-Z	L	Н	L	Н	L	Н	SRAM	D OUT UB	8
Write]												
DQ0-DQ15					L	Н	Н	L	L	L	SRAM	Din	1, 3
DQ0–DQ7]		L	Н	Н	L	Н	L	SRAM	Din LB	9		
DQ8-DQ15]		L	Н	Н	L	L	Н	SRAM	DIN UB	10		
Standby				Н	Х	Х	Х	Х	Х	Other	High-Z	4	
	Flash any mode allowable		Х	L	Х	Х	Х	Х	Other	High-Z	4		
Output Disable					L	Н	Х	Х	Х	Х	Other	High-Z	4

NOTE: 1. Two devices may not drive the memory bus at the same time.

2. Allowable flash read modes include read array, read query, read configuration, and read status.

3. Outputs are dependent on a separate device controlling bus outputs.

- 4. Modes of the Flash and SRAM can be interleaved so that while one is disabled, the other controls outputs.
- 5. SRAM is enabled and/or disabled with the logical function: S_CE1# or S_CE2.
- 6. Simultaneous operations can exist, as long as the operations are interleaved such that only one device attempts to control the bus outputs at a time.
- 7. Data output on lower byte only; upper byte High-Z.
- 8. Data output on upper byte only; lower byte High-Z.
- 9. Data input on lower byte only.
- 10. Data input on upper byte only.



ARCHITECTURE AND MEMORY ORGANIZATION

The Flash memory device contains two separate memory banks (bank a and bank b) for simultaneous READ and WRITE operations. Bank a is 2Mb deep and contains 8 x 4K-word parameter blocks and seven 32K-

word blocks. Bank b is 28Mb deep, is equally sectored, and contains fifty-six 32K-word blocks.

Figures 2 and 3 show the top and bottom memory organizations.



Figure 2 Bottom Boot Block Device

Bank <i>b</i> = 28Mb							
Block	Block Size	Address Range					
70	(K-Dytes/K-Words) 64/32	1E8000b-1EEEEb					
69	64/32	1E0000b-1E7EEb					
68	64/32	1E8000b-1EEEEb					
67	64/32	1E0000h-1E7FEb					
66	64/22	1D8000h 1DEEEb					
00 (F	64/32						
60	64/32						
64	64/32						
8	64/32						
62	64/32						
61	64/32						
60	64/32						
59	64/32	1A0000h-1A/FFh					
58	64/32	198000h-19FFFFh					
5/	64/32	190000h-19/FFFh					
56	64/32	188000h-18FFFFh					
55	64/32	180000h-187FFFh					
54	64/32	178000h-17FFFh					
53	64/32	170000h-177FFFh					
52	64/32	168000h-16FFFFh					
51	64/32	160000h-167FFFh					
50	64/32	158000h-15FFFFh					
49	64/32	150000h-157FFFh					
48	64/32	148000h-14FFFFh					
47	64/32	140000h-147FFFh					
46	64/32	138000h-13FFFFh					
45	64/32	130000h-137FFFh					
44	64/32	128000h-12FFFFh					
43	64/32	120000h-127FFFh					
42	64/32	118000h-11FFFFh					
41	64/32	110000h-117FFFh					
40	64/32	108000h-10FFFFh					
39	64/32	100000h-107FFFh					
38	64/32	0F8000h-0FFFFFh					
37	64/32	0F0000h-0F7FFFh					
36	64/32	0E8000h-0EFFFFh					
35	64/32	0E0000h-0E7FFFh					
34	64/32	0D800h-0DFFFFh					
33	64/32	0D0000h-0D7FFFh					
32	64/32	0C8000h-0CFFFFh					
31	64/32	0C0000h-0C7FFFh					
30	64/32	0B8000h-0BFFFFh					
29	64/32	0B0000h-0B7FFFh					
28	64/32	0A8000h-0AFFFFh					
27	64/32	0A0000h-0A7FFFh					
26	64/32	098000h-097FFFh					
25	64/32	090000h-097FFFh					
24	64/32	088000h-087FFFh					
23	64/32	080000h-087FFFh					
22	64/32	078000h-07FFFFh					
21	64/32	070000h-077FFFh					
20	64/32	068000h-067FFFh					
19	64/32	060000h-067FFFh					
18	64/32	058000h-05FFFFh					
17	64/32	050000h-057FFFh					
16	64/32	048000h-04FFFFh					
15	64/32	040000h-047FFFh					

Bank <i>a</i> = 4Mb						
Block	Block Size (K-bytes/K-words)	Address Range (x16)				
14	64/32	038000h-03FFFFh				
13	64/32	030000h-037FFFh				
12	64/32	028000h-02FFFFh				
11	64/32	020000h-027FFFh				
10	64/32	018000h-01FFFFh				
9	64/32	010000h-017FFFh				
8	64/32	008000h-00FFFFh				
7	8/4	007000h-007FFFh				
6	8/4	006000h-006FFFh				
5	8/4	005000h-005FFFh				
4	8/4	004000h-004FFFh				
3	8/4	003000h-003FFFh				
2	8/4	002000h-002FFFh				
1	8/4	001000h-001FFFh				
0	8/4	000000h-000FFFh				



Figure 3 Top Boot Block Device

Bank a = 4Mb						
Block	Block Size (K-bytes/K-words)	Address Range (x16)				
70	8/4	1FF000h-1FFFFFh				
69	8/4	1FE000h-1FEFFFh				
68	8/4	1FD000h-1FDFFFh				
67	8/4	1FC000h-1FCFFFh				
66	8/4	1FB000h-1FBFFFh				
65	8/4	1FA000h-1FAFFFh				
64	8/4	1F9000h-1F9FFFh				
63	8/4	1F8000h-1F8FFFh				
62	64/32	1F0000h-1F7FFFh				
61	64/32	1E8000h-1EFFFFh				
60	64/32	1E0000h-1E7FFFh				
59	64/32	1D8000h-1DFFFFh				
58	64/32	1D0000h-1D7FFFh				
57	64/32	1C8000h-1CFFFFh				
56	64/32	1C0000h-1C7FFFh				

Bank <i>b</i> = 28Mb							
Block	Block Size	Address Range					
	(K-bytes/K-words)	(x16)					
55	64/32	1B8000h-1BFFFFh					
54	64/32	1B0000h-1B7FFFh					
53	64/32	1A8000h-1AFFFh					
52	64/32	1A0000h-1A7FFFh					
51	64/32	198000h-19FFFFh					
50	64/32	190000h-197FFFh					
49	64/32	188000h-18FFFFh					
48	64/32	180000h-187FFFh					
47	64/32	178000h-17FFFFh					
46	64/32	170000h-177FFFh					
45	64/32	168000h-16FFFFh					
44	64/32	160000h-167FFFh					
43	64/32	158000h-15FFFFh					
42	64/32	150000h-157FFFh					
41	64/32	148000h-14FFFFh					
40	64/32	140000h-147FFFh					
39	64/32	138000h-13FFFFh					
38	64/32	130000h-137FFFh					
37	64/32	128000h-12FFFFh					
36	64/32	120000h-127FFFh					
35	64/32	118000h-11FFFFh					
34	64/32	110000h-117FFFh					
33	64/32	108000h-10FFFFh					
32	64/32	100000h-107FFFh					
31	64/32	0F8000h-0FFFFFh					
30	64/32	0F0000h-0F7FFFh					
29	64/32	0E8000h-0EFFFFh					
28	64/32	0E0000h-0E7FFFh					
27	64/32	0D8000h-0DFFFFh					
26	64/32	0D0000h-0D7FFFh					
25	64/32	0C8000h-0CFFFFh					
24	64/32	0C0000h-0C7FFFh					
23	64/32	0B8000h-0BFFFFh					
22	64/32	0B0000h-0B7FFFh					
21	64/32	0A8000h-0AFFFFh					
20	64/32	0A0000h-0A7FFFh					
19	64/32	098000h-09FFFFh					
18	64/32	090000h-097FFFh					
17	64/32	088000h-08FFFFh					
16	64/32	080000b-087FEb					
15	64/32	078000b-07EEEb					
1/	64/32	070000b-077EEEb					
13	64/32	068000b-065555b					
12	64/22	060000h 067555h					
11	64/32	058000h-05FFFFh					
10	64/22	058000H-057FFFb					
0	64/22	048000h 045555h					
9	64/22						
- 0	64/22						
- / 	64/22	020000h 027555h					
	64/32						
5	64/32						
4	64/32						
3	64/32						
	64/32						
	64/32						
0	64/32	000000h-007FFFh					

Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2002, Micron Technology, Inc.



FLASH MEMORY OPERATING MODES COMMAND STATE MACHINE

Commands are issued to the command state machine (CSM) using standard microprocessor write timings. The CSM acts as an interface between external microprocessors and the internal write state machine (WSM). The available commands are listed in Table 4, their definitions are given in Table 5 and their descriptions in Table 6. Program and erase algorithms are automated by the on-chip WSM. Table 7 shows the CSM transition states. Once a valid PROGRAM/ERASE command is entered, the WSM executes the appropriate algorithm, which generates the necessary timing signals to control the device internally. A command is valid only if the exact sequence of WRITEs is completed. After the WSM completes its task, the write state machine status (WSMS) bit (SR7) (see Table 9) is set to a logic HIGH level (VIH), allowing the CSM to respond to the full command set again.

OPERATIONS

Device operations are selected by entering a standard JEDEC 8-bit command code with conventional microprocessor timings into an on-chip CSM through I/O pins DQ0–DQ7. The number of bus cycles required to activate a command is typically one or two. The first operation is always a WRITE. Control pins F_CE# and F_WE# must be at a logic LOW level (VIL), and F_OE# and F_RP# must be at logic HIGH (VIH). The second operation, when needed, can be a WRITE or a READ depending upon the command. During a READ operation, control pins F_CE# and F_OE# must be at a logic LOW level (VIL), and F_WE# and F_RP# must be at logic HIGH (VIH). Table 8 illustrates the bus operations for all the modes: write, read, reset, standby, and output disable.

When the device is powered up, internal reset circuitry initializes the chip to a read array mode of operation. Changing the mode of operation requires that a command code be entered into the CSM. For each one of the two flash memory partitions, an on-chip status register is available. These two registers allow the monitoring of the progress of various operations that can take place on a memory bank. One of the two status registers is interrogated by entering a READ STATUS REGISTER command onto the CSM (cycle 1), specifying an address within the memory partition boundary, and reading the register data on I/O pins DQ0–DQ7 (cycle 2). Status register bits SR0-SR7 correspond to DQ0–DQ7 (see Table 9).

COMMAND DEFINITION

Once a specific command code has been entered, the WSM executes an internal algorithm, generating the necessary timing signals to program, erase, and verify data. See Table 5 for the CSM command definitions and data for each of the bus cycles.

STATUS REGISTER

The status register allows the user to determine whether the state of a PROGRAM/ERASE operation is pending or complete. The status register is monitored by toggling F_OE# and F_CE# and reading the resulting status code on I/O pins DQ0–DQ7. The high-order I/Os (DQ8–DQ15) are set to 00h internally, so only the

COMMAND DQ0-DQ7	CODE ON DEVICE MODE				
10h/40h	Program setup/alternate program setup				
20h	Block erase setup				
50h	Clear status register				
60h	Protection configuration setup				
70h	Read status register				
90h	Read protection configuration register				
98h	Readquery				
B0h	Program/erase suspend				
C0h	Protection register program/lock				
D0h	Program/erase resume - erase confirm				
FFh	Readarray				

Table 4 Command State Machine Codes For Device Mode Selection



selected memory partition.

tus register bits.

issued to the CSM.

changes during a status register read.

low-order I/O pins (DQ0–DQ7) need to be interpreted. Address lines select the status register pertinent to the

Register data is updated and latched on the rising

edge of F_OE# or F_CE#, whichever occurs first. The

latest falling edge of either of these two signals up-

dates the latch within a given READ cycle. Latching the

data prevents errors from occurring if the register input

when the WSM is active, the status register can be polled

to determine the WSM status. Table 9 defines the sta-

PROGRAM/ERASE operation, the data appearing on

DQ0–DQ7 remains as status register data until a new command is issued to the CSM. To return the device to

other modes of operation, a new command must be

The status register provides the internal state of the WSM to the external microprocessor. During periods

After monitoring the status register during a

2 MEG x 16 PAGE FLASH 128K x 16 SRAM COMBO MEMORY

COMMAND STATE MACHINE OPERATIONS

The CSM decodes instructions for the commands listed in Table 4. The 8-bit command code is input to the device on DQ0–DQ7 (see Table 5 for command definitions). During a PROGRAM or ERASE cycle, the CSM informs the WSM that a PROGRAM or ERASE cycle has been requested.

During a PROGRAM cycle, the WSM controls the program sequences and the CSM responds to a PRO-GRAM SUSPEND command only.

During an ERASE cycle, the CSM responds to an ERASE SUSPEND command only. When the WSM has completed its task, the WSMS bit (SR7) is set to a logic HIGH level and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an ERASE or PRO-GRAM operation only when VPP is within its correct voltage range.

	FI	RST BUS CYC	LE	SEC	OND BUS CY	CLE
COMMAND	OPERATION	ADDRESS	DATA	OPERATION	ADDRESS	DATA
READARRAY	WRITE	WA	FFh			
READ PROTECTION CONFIGURATION REGISTER	WRITE	IA	90h	READ	IA	ID
READ STATUS REGISTER	WRITE	BA	70h	READ	BA	SRD
CLEAR STATUS REGISTER	WRITE	BA	50h			
READQUERY	WRITE	QA	98h	READ	QA	QD
BLOCK ERASE SETUP	WRITE	BA	20h	WRITE	BA	D0h
PROGRAM SETUP/ALTERNATE PROGRAM SETUP	WRITE	WA	40h/10h	WRITE	WA	WD
PROGRAM/ERASE SUSPEND	WRITE	BA	B0h			
PROGRAM/ERASE RESUME - ERASE CONFIRM	WRITE	BA	D0h			
LOCK BLOCK	WRITE	BA	60h	WRITE	BA	01h
UNLOCK BLOCK	WRITE	BA	60h	WRITE	BA	D0h
LOCK DOWN BLOCK	WRITE	BA	60h	WRITE	BA	2Fh
PROTECTION REGISTER PROGRAM	WRITE	PA	C0h	WRITE	PA	PD
PROTECTION REGISTER LOCK	WRITE	LPA	C0h	WRITE	LPA	FFFDh

Table 5 Command Definitions

NOTE: 1. WA: Word address of memory location to be written, or read

- 2. IA: Identification code address
- 3. BA: Address within the block
- 4. ID: Identification code data
- 5. SRD: Data read from the status register
- 6. QA: Query code address
- 7. QD: Query code data
- 8. WD: Data to be written at the location WA
- 9. PA: Protection register address
- 10. LPA: Lock protection register address
- 11. PD: Protection register data



Table 6Command Descriptions

CODE	DEVICE MODE	BUS CYCLE	CYCLE DESCRIPTION						
10h	Alt. Program Setup	First	Operates the same as a PROGRAM SETUP command.						
20h	Erase Setup	First	Prepares the CSM for an ERASE CONFIRM command. If the next command is not ERASE CONFIRM, the CSM sets both SR4 and SR5 of the status register to a "1," places the device into read status register mode, and waits for another command.						
40h	Program Setup	First	A two-cycle command: The first cycle prepares for a PROGRAM operation, the second cycle latches addresses and data and initiates the WSM to execute the program algorithm. The Flash outputs status register data on the falling edge of F_OE# or F_CE#, whichever occurs first.						
50h	Clear Status Register	First	The WSM can set the program status (SR4), and erase status (SR5) bits in the status register to "1," but it cannot clear them to "0." Issuing this command clears those bits to "0."						
60h	Protection Configuration Setup	First	Prepares the CSM for changes to the block locking status. If the next command is not BLOCK UNLOCK, BLOCK LOCK or BLOCK LOCK DOWN, then the CSM sets both the program and erase status register bits to indicate a command sequence error.						
70h	Read Status Register	First	Places the device into read status register mode. Reading the device outputs the contents of the status register, regardless of the address presented to the device. The device automatically enters this mode after a PROGRAM or ERASE operation has been initiated.						
90h	Read Protection Configuration	First	Puts the device into the read protection configuration mode so that reading the device outputs the manufacturer/device codes or block lock status.						
98h	Read Query	First	Puts the device into the read query mode so that reading the device outputs common Flash interface information.						
B0h	Program Suspend Erase Suspend	First First	Suspends the currently executing PROGRAM/ERASE operation. The status register indicates when the operation has been successfully suspended by setting either the program suspend (SR2) or erase suspend (SR6) and the WSMS bit (SR7) to a "1" (ready). The WSM continues to idle in the suspend state, regardless of the state of all input control pins except F_RP#, which immediately shuts down the WSM and the remainder of the chip if F_RP# is driven to VIL.						
C0h	Program Device Protection Register	First	Writes a specific code into the device protection register.						
	Lock Device Protection register	First	Locks the device protection register; data can no longer be changed.						

FLASH



Table 6Command Descriptions (continued)

CODE	DEVICE MODE	BUS CYCLE	DESCRIPTION
D0h	Erase Confirm	First	If the previous command was an ERASE SETUP command, then the CSM closes the address and data latches, and it begins erasing the block indicated on the address pins. During programming/erase, the device responds only to the READ STATUS REGISTER, PROGRAM SUSPEND, or ERASE SUSPEND commands and outputs status register data on the falling edge of F_OE# or F_CE#, whichever occurs last.
	Program/Erase Resume	First	If a PROGRAM or ERASE operation was previously suspended, this command resumes the operation.
FFh	Read Array	First	During the array mode, array data is output on the data bus.
01h	Lock Block	Second	If the previous command was PROTECTION CONFIGURATION SETUP, the CSM latches the address and locks the block indicated on the address bus.
2Fh	Lock Down	Second	If the previous command was PROTECTION CONFIGURATION SETUP, the CSM latches the address and locks down the block indicated on the address bus.
D0h	Unlock Block	Second	If the previous command was PROTECTION CONFIGURATION SETUP, the CSM latches the address and unlocks the block indicated on the address bus. If the block had been previously set to lock down, this operation has no effect.
00h	Invalid/Reserved		Unassigned command that should not be used.

Micron

2 MEG x 16 PAGE FLASH 128K x 16 SRAM COMBO MEMORY

CLEAR STATUS REGISTER

The internal circuitry can set, but not clear, the block lock status bit (SR1), the VPP status bit (SR3), the program status bit (SR4), and the erase status bit (SR5) of the status register. The CLEAR STATUS REGISTER command (50h) allows the external microprocessor to clear these status bits and synchronize to the internal operations. When the status bits are cleared, the device returns to the read array mode.

READ OPERATIONS

The following READ operations are available: READ ARRAY, READ PROTECTION CONFIGURATION REG-ISTER, READ QUERY and READ STATUS REGISTER.

READ ARRAY

The array is read by entering the command code FFh on DQ0–DQ7. Control pins F_CE# and F_OE# must be at a logic LOW level (VIL), and F_WE# and F_RP# must be at a logic HIGH level (VIH) to read data from the array. Data is available on DQ0–DQ15. Any valid address within any of the blocks selects that address and allows data to be read from that address. Upon initial power-up, the device defaults to the read array mode.

READ CHIP PROTECTION IDENTIFICATION DATA

The chip identification mode outputs three types of information: the manufacturer/device identifier, the block locking status, and the protection register. Two bus cycles are required for this operation: the chip identification data is read by entering the command code 90h on DQ0–DQ7 to the bank containing address 00h and the identification code address on the address lines. Control pins F_CE# and F_OE# must be at a logic LOW level (VIL), and F_WE# and F_RP# must be at a logic HIGH level (VIH) to read data from the protection configuration register. Data is available on DQ0–DQ15. After data is read from the protection configuration register, the READ ARRAY command, FFh, must be issued to the bank containing address 00h prior to issuing other commands. See Table 11 for further details.

READ QUERY

The read query mode outputs common Flash interface (CFI) data when the device is read (see Table 15). Two bus cycles are required for this operation. It is possible to access the query by writing the read query command code 98h on DQ0–DQ7. Control pins F_CE# and F_OE# must be at a logic LOW level (VIL), and F_WE# and F_RP# must be at a logic HIGH level (VIH) to read data from the query. The CFI data structure contains information such as block size, density, command set, and electrical specifications. To return to read array mode, write the read array command code FFh on DQ0– DQ7.

READ STATUS REGISTER

The status register is read by entering the command code 70h on DQ0–DQ7. Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a READ cycle, the address is latched and register data is updated on the falling edge of F_OE# or F_CE#, whichever occurs last.



Table 7Command State Machine Transition Table

		Com	imand input to	the pres	ent part	tition (an	d next st	state of the present partition)					Prese	ent state par	of the p tition	oresent												
2Fh Lock down confirm	01h Lock confirm	C0h OTP setup	60h Lock/Unlock /Lock down	98h Read query	90h Read device ID	50h Clear status register	70h Read status	B0h Program /Erase suspend	D0h BE confirm, P/E resume, ULB confirm	20h Erase setup	10h/40h Program setup	FFh Read array	SR7	Data when read	State	Mode	Prese of th pa	ent state ne other rtition										
F	Read arrav								Read	arrav							1	Setup										
	,																2	Busy										
Read	d array	OTP setup	Lock	Read query	Read ID	Read array	Read status	Read array Erase setup Program Read			Read	1	Array	Array		3	Idle											
 Б	Read array							Read array							4	Erase suspend												
	icuu urruy							Read array							5	Prog. suspend												
F	Read array							Read array								6	Setup											
								Fraza								7	Busy											
Read	d array	OTP setup	Lock	Read query	Read ID	Read array	Read status	Read array setup Program Read			1	CFI	Query		8	Idle												
	Read array							Read array							9	Erase suspend												
	icaa array							Read array						Pood	10	Prog. suspend												
F	Read array							Read array							neau	11	Setup											
						Frace								12	Busy													
Read	d array	OTP setup	Lock	Read query	Read ID	Read array	Read status	Read array Erase setup Program Read		1	ID	Device ID		13	Idle													
F F	Read array								Read array		setup	array					14	Erase suspend										
	lead array								Read	array							15	Prog. suspend										
F	Read array								Read	array							16	Setup										
										, 							17	Busy										
Read	d array	OTP setup	Lock	Read query	Read ID	Read array	Read status	Re	ad array	Erase setup	Program	Read	1	Status	Status		18	Idle										
	Read array								Read array		setup	array					19	Erase suspend										
	icuu urruy								Read	array							20	Prog. suspend										
	Protection register busy										1	Status	Setup	P r	21	Idle												
					Protect	tion regis	ter busy	,															0	Status	Busy	t e	22	Idle
				Read	Read	Read	Read				4	<i></i>		c t	23	Setup												
F	kead array		LOCK	query	ID	array	status	s Read array			1	Status	Done	o n	24	Busy												
Read	d array	OTP setup						Read array Erase setup Program Rea		Read				r e	25	Idle												
			Lock	Read query	Read ID	Read array	Read status	Read array		array	1	Status	Done	g i s	26	Erase suspend												
F	Read array								Read	array		·				t e r	27	Prog. suspend										



Table 7Command State Machine Transition Table (continued)

			Command inp	ut to the pr	resent parti	ition (and r	ext state o	f the present partition)					Pre	sent stat pa										
2Fh Lock down confirm	01h Lock confirm	C0H OTP setup	60h Lock/Unlock /Lock down	98h Read query	90h Read device ID	50h Clear status register	70h Read status	B0h D0h 20h 10h/40h FFh Program BE confirm, Frase P/E resume, setup setup arra suspend ULB confirm Setup setup setup arra			FFh Read array	SR7	Data when read	State	Mode	Preser the pa	nt state of e other rtition							
LB	/ULB			Lo	ck	1		L	LB/ULB		Lock		1	Status	Setup		28	Any state						
R	ead array								Read	arrav							29	Setup						
	icuu urruy								nead								30	Busy						
Read	l array	OTP setup	Lock	Read	Read ID	Read	Read	Re	ad array	Erase setup	Program	Read	1	Status	Error		31	Idle						
				query		unuy	status		Read array		setup	array					32	Erase suspend						
К	ead array								Read	array						Lock	33	Prog. suspend						
P	load array								Pood	25521							34	Setup						
	leau array								Reau	array							35	Busy						
Read	l array	OTP setup	Lock	Read	Read ID	Read	Read	Re	ad array	Erase setup	Program	Read	1	Status	Lock/		36	Idle						
				query		unuy	status		Read array		setup	array			Omock		37	Erase suspend						
К	ead array								Read	array							38	Prog. suspend						
				1	Pro	ogram Busy		1					1	Status	Setup		39	Any state						
			Progr	am Busy				PS read	Pr	ogram	busy		0	Status	Busy		40	Idle						
																	41	Setup						
R	lead array								Read	d array		array		array		array		y.				Program	42	Busy
Read	l array	OTP setup	Lock	Read query	Read ID	Read array	Read status	Re	ad array	Erase setup	Program	Read	1	Status	Done		43	Idle						
									Read array		setup	array					44	Erase suspend						
н к	lead array								Read	array							45	Prog. suspend						
																	46	Setup						
Progra	m suspend	read	Lock	Program suspend	Program suspend	Program suspend	Program suspend	Program suspend	Program busy	Progr	am suspen	d read	1	Status	Read	Program	47	Idle						
	array			read query	read ID	read array	read status	read array			array		-		status	suspend	48	Erase suspend						



Table 7Command State Machine Transition Table (continued)

			Command inp	ut to the pr	resent parti	ition (and n	ext state o	f the prese	ent partition)				Pre	sent stat pa	te of the artition	present		
2Fh Lock down confirm	01h Lock confirm	C0h OTP setup	60h Lock/Unlock /Lock down	98h Read query	90h Read device ID	50h Clear status register	70h Read status	B0h Program /Erase suspend	D0h BE confirm, P/E resume, ULB confirm	20h Erase setup	10h/40h Program setup	FFh Read array	SR7	Data when read	State	Mode	Prese of th pa	ent state ne other rtition
				Program	Drogram	Program	Program	Program									49	Setup
Progra	m suspend array	l read	Lock	suspend read	suspend read ID	suspend read	suspend read	suspend read	Program busy	Progr	am suspen array	d read	1	Array	Read array		50	Idle
				query		array	status	array									51	Erase suspend
				Drogram		Drogram	Drogram	Drogram									52	Setup
Progra	m suspend array	l read	Lock	suspend read	Program suspend read ID	suspend read	suspend read	suspend read	Program busy	Progr	am susper array	d read	1	ID	Read ID	Program suspend	53	ldle
				query		unuy	Juius	unuy									54	Erase suspend
				Program	Program	Program	Program	Program									55	Setup
Progra	m suspend array	l read	Lock	suspend read	suspend read ID	suspend read	suspend read	suspend read	Program busy	Progr	am susper array	d read	1	CFI	Read Query		56	Idle
				query		array	status	array									57	Erase suspend
LB/	/ULB			Erase	error			Erase error	Erase busy		Erase erro	r	1	Status	Setup		58	Idle
P	load array								Pood	array							59	Setup
	leau array								Reau	anay	1						60	Busy
Read	l array	OTP setup	Lock	Read	Read ID	Read	Read	Re	ad array	Erase setup	Program	Read	1	Status	Error		61	Idle
	load array			query		anay	status		Read array		setup	array					62	Erase suspend
	leau array								Read	array						_	63	Prog. suspend
	land array								Paad							Erase	64	Setup
	leau array								Redu	array							65	Busy
Read	l array	OTP setup	Lock	Read	Read ID	Read	Read	Re	ad array	Erase	Program	Read	1	Status	Done		66	Idle
				query		array	310103		Read array	•	setup	array					67	Erase suspend
R	lead array							Read array							68	Prog. suspend		
			Block e	rase busy				ES read status		Erase b	usy		0	Status	Busy		69	Idle



Table 7Command State Machine Transition Table

	Command input to the present partition (and next state of the present partition)											Present state of the present partition													
2Fh Lock down confirm	01h Lock confirm	C0h OTP setup	60h Lock/Unlock /Lock down	98h Read query	90h Read device ID	50h Clear status register	70h Read status	B0h Program /Erase suspend	D0h BE confirm, P/E resume, ULB confirm	20h Erase setup	10h/40h Program setup	FFh Read array	SR7	Data when read	State	Mode	Prese of th pa	ent state ne other rtition							
								ES read array	Erase busy	Eras	e suspend array	read					70	Setup							
				Erase	Frace	Erase	Erase		Erase suspen	d read	array						71	Busy							
Erase su:	spend read	l array	Lock	suspend read query	suspend read ID	suspend read array	suspend read status	ES read array	Erase busy	ES read array	Prog. setup	ES read array	1	Status	Read status		72	ldle							
									Erase suspen	d read	array						73	Prog. suspend							
								ES read array	Erase busy	Eras	e suspend array	read					74	Setup							
				Erase	Fraco	Erase	Erase		Erase suspen	d read	array						75	Busy							
Erase su:	spend read	l array	Lock	suspend read query	suspend read ID	suspend read array	suspend read status	ES read array	Erase busy	ES read array	Prog. setup	ES read array	1	Array	Read array		76	Idle							
									Erase suspen	d read	array					_	77	Prog. suspend							
								ES read array	Erase busy	Eras	e suspend array	read				Erase suspend	78	Setup							
				Erase	Erase	Erase	Erase		Erase suspen	d read	array						79	Busy							
Erase su:	spend read	l array	Lock	suspend read query	suspend read ID	suspend read array	suspend read status	ES read array	Erase busy	ES read array	Prog. setup	ES read array	1	ID	Read ID		80	Idle							
									Erase suspend	d read	array						81	Prog. suspend							
								ES read array	Erase busy	Eras	e suspend array	read					82	Setup							
				Erase	Erase	Erase	Erase		Erase suspen	d read	array						83	Busy							
Erase su:	spend read	l array	Lock	suspend read query	suspend read ID	suspend read array	suspend read status	end suspend ad read ay status	suspend read status	read status	read	suspend read status	suspend read status	suspend read status	ES read array Erase busy a		ES read array	Prog. setup	ES read array	1	CFI	Read query		84	Idle
									Erase suspend	d read	array						85	Prog. suspend							

Micron

2 MEG x 16 PAGE FLASH 128K x 16 SRAM COMBO MEMORY

PROGRAMMING OPERATIONS

There are two CSM commands for programming: PROGRAM SETUP and ALTERNATE PROGRAM SETUP (see Table 4).

After the desired command code is entered (10h or 40h command code on DQ0–DQ7), the WSM takes over and correctly sequences the device to complete the PROGRAM operation. The WRITE operation may be monitored through the status register (see the Status Register section). During this time, the CSM only responds to a PROGRAM SUSPEND command until the PROGRAM operation has been completed, after which time all commands to the CSM become valid again. The PROGRAM operation can be suspended by issuing a PROGRAM SUSPEND command (B0h). Once the WSM reaches the suspend state, it allows the CSM to respond only to READ ARRAY, READ STATUS REGISTER, READ PROTECTION CONFIGURATION, READ QUERY, PROGRAM SETUP, or PROGRAM RESUME. During the PROGRAM SUSPEND operation, array data should be read from an address other than the one being programmed. To resume the PROGRAM operation, a PRO-GRAM RESUME command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 4 for programming operation and Figure 5 for program suspend and program resume).

Taking F_RP# to VIL during programming aborts the PROGRAM operation.

ERASE OPERATIONS

An ERASE operation must be used to initialize all bits in an array block to "1s." After BLOCK ERASE confirm is issued, the CSM responds only to an ERASE SUSPEND command until the WSM completes its task.

Block erasure inside the memory array sets all bits within the address block to logic 1s. Erase is accomplished only by blocks; data at single address locations within the array cannot be erased individually. The block to be erased is selected by using any valid address within that block. Block erasure is initiated by a command sequence to the CSM: BLOCK ERASE setup (20h) followed by BLOCK ERASE CONFIRM (D0h) (see Table 5). A two-command erase sequence protects against accidental erasure of memory contents.

When the BLOCK ERASE CONFIRM command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally verification is performed to ensure that all bits are correctly erased. Monitoring of the ERASE operation is possible through the status register (see the Status Register section).

During the execution of an ERASE operation, the ERASE SUSPEND command (B0h) can be entered to direct the WSM to suspend the ERASE operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the READ ARRAY, READ STA-TUS REGISTER, READ QUERY, READ CHIP PROTEC-TION CONFIGURATION, PROGRAM SETUP, PRO-GRAM RESUME, ERASE RESUME and LOCK SETUP (see the Block Locking section). During the ERASE SUS-PEND operation, array data must be read from a block other than the one being erased. To resume the ERASE operation, an ERASE RESUME command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 7). It is also possible that an ERASE in any bank can be suspended and a WRITE to another block in the same bank can be initiated. After the completion of a WRITE, an ERASE can be resumed by writing an ERASE RESUME command.

MODE	F_RP#	F_CE#	F_OE#	F_WE#	ADDRESS	DQ0-DQ15
Read (array, status registers, device identification register, or query)	Viн	VIL	VIL	Vін	x	Dout
Standby	Vін	Vін	Х	Х	Х	High-Z
Output Disable	Vін	Vін	Х	Х	Х	High-Z
Reset	VIL	Х	Х	Х	Х	High-Z
Write	Viн	VIL	Viн	VIL	X	DIN

Table 8 Bus Operations

2 Meg x 16 Page Flash 128K x 16 SRAM Combo Memory MT28C3212P2FL_2.p65 – Rev. 2, Pub. 4/02

Micron Technology, Inc., reserves the right to change products or specifications without notice ©2002, Micron Technology, Inc



Table 9Status Register Bit Definition

WSM	S ES	S	ES	PS VPPS PSS BLS R							
7	6		5	4		3	2	1	0		
STATUS BIT #	STATUS RE	GISTE	R BIT				DESCRIPT	ION			
SR7	WRITE STAT 1 = Ready 0 = Busy	e Mac	CHINE STATUS	(WSMS)	Check progr progr	k write state m ram or block e ram or erase st	achine bit first rase completic atus bits.	t to determine on, before che	word cking		
SR6	ERASE SUSP 1 = BLOCK 0 = BLOCK Progress	PEND S ERASE ERASE s/Comp	TATUS (ESS) Suspended in bleted		Wher sets b "1" u	n ERASE SUSPE ooth WSMS and intil an ERASE	ND is issued, N d ESS bits to " RESUME comr	WSM halts exe 1." ESS bit rem nand is issued.	cution and ains set to		
SR5	ERASE STAT 1 = Error in 0 = Successf	FUS (ES Block ul BLC	5) Erasure DCK ERASE		When numb verify	n this bit is set per of erase pu r successful blo	to "1," WSM I lses to the blo ck erasure.	has applied the ck and is still u	e maximum inable to		
SR4	PROGRAM S 1 = Error in 0 = Successf	STATU: PROG ful PRC	S (PS) RAM DGRAM		When progr	n this bit is set am a word.	to "1," WSM ł	nas attempted	but failed to		
SR3	VPP STATUS 1 = VPP LOW 0 = VPP = OK	The VPP status bit does not provide continuous indication of the VPP level. The WSM interrogates the VPP level only after the program or erase command sequences have bee entered and informs the system if VPP has not been switch on. The VPP level is also checked before the PROGRAM/ER operation is verified by the WSM. The MT28C3212P2NFL device allows PROGRAM or ERASE at 0V, in which case SR							indication evel only have been een switched OGRAM/ERASE 212P2NFL ch case SR3 is		
SR2	PROGRAM S 1 = PROGRA 0 = PROGRA	SUSPEN AM Su AM in	ND STATUS (P spended Progress/Comp	SS) pleted	When and s "1" u	n PROGRAM SU ets both WSM Intil a PROGRA	JSPEND is issue and PSS bits to M RESUME co	ed, WSM halts o "1." PSS bit ommand is issu	execution remains set to ed.		
SR1	BLOCK LOC 1 = PROGRA Locked 0 = No Ope	K STA AM/ERA Block; tration	TUS (BLS) ASE Attempted Operation Ab to Locked Blo	d on a oorted ocks	If a PROGRAM or ERASE operation is attempted to one the locked blocks, this is set by the WSM. The operation specified is aborted, and the device is returned to read mode.						
SR0	RESERVED F	FOR FL IENT	JTURE		This b	oit is reserved f	or future.				



Figure 4 Automated Word Programming Flowchart



BUS OPERATION	COMMAND	сомм	ENTS					
WRITE	WRITE PROGRAM SETUP	Data = Addr =	40h or 10h Address of word to be programmed					
WRITE	WRITE DATA	Data = Addr =	Word to be programmed Address of word to be programmed					
READ		Status ro toggle O status ro	egister data;)E# or CE# to update egister.					
Standby		Check SR7 1 = Ready, 0 = Busy						
Repeat for subsequent words. Write FFh after the last word programming operation to reset the device to read array mode.								

FLASH



BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR1 1 = Detect locked block
Standby		Check SR3 ² 1 = Detect VPP low
Standby		Check SR4 ³ 1 = Word program error

- **NOTE:** 1. Full status register check can be done after each word or after a sequence of words.
 - 2. SR3 must be cleared before attempting additional PROGRAM/ERASE operations.
 - 3. SR4 is cleared only by the CLEAR STATUS REGISTER command, but it does not prevent additional program operation attempts.



Figure 5 PROGRAM SUSPEND/ PROGRAM RESUME Flowchart



BUS OPERATION	COMMAND	COMMENTS
WRITE	PROGRAM SUSPEND	Data = B0h
READ		Status register data; toggle OE# or CE# to update status register.
Standby		Check SR7 1 = Ready
Standby		Check SR2 1 = Suspended
WRITE	read Memory	Data = FFh
READ		Read data from block other than that being programmed.
WRITE	PROGRAM RESUME	Data = D0h



Г

Figure 6 BLOCK ERASE Flowchart



BUS OPERATION	COMMAND	COMMENTS		
WRITE	WRITE ERASE SETUP	Data = 20h Block Addr = Address within block to be erased		
WRITE	ERASE	Data = D0h Block Addr = Address within block to be erased		
READ		Status register data; toggle OE# or CE# to update status register.		
Standby		Check SR7 1 = Ready, 0 = Busy		
Repeat for subsequent blocks. Write FFh after the last BLOCK ERASE operation to reset the device to read array mode.				

BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR1 1 = Detect locked block
Standby		Check SR3 ² 1 = Detect Vpp block
Standby		Check SR4 and SR5 1 = BLOCK ERASE command error
Standby		Check SR5 ³ 1 = BLOCK ERASE error

FULL STATUS REGISTER CHECK FLOW



- NOTE: 1. Full status register check can be done after each block or after a sequence of blocks.
 - 2. SR3 must be cleared before attempting additional PROGRAM/ERASE operations.
 - 3. SR5 is cleared only by the CLEAR STATUS REGISTER command in cases where multiple blocks are erased before full status is checked.



Figure 7 ERASE SUSPEND/ERASE RESUME Flowchart



BUS OPERATION	COMMAND	COMMENTS
WRITE	ERASE SUSPEND	Data = B0h
READ		Status register data; toggle OE# or CE# to update status register.
Standby		Check SR7 1 = Ready
Standby		Check SR6 1 = Suspended
WRITE	READ MEMORY	Data = FFh
READ		Read data from block other than that being erased.
WRITE	ERASE RESUME	Data = D0h

H VY H

NOTE: 1. See BLOCK ERASE Flowchart for complete erasure procedure.

2. See Word Programming Flowchart for complete programming procedure.



READ-WHILE-WRITE/ERASE CONCURRENCY

It is possible for the device to read from one bank while erasing/writing to another bank. Once a bank enters the WRITE/ERASE operation, the other bank automatically enters read array mode. For example, during a READ CONCURRENCY operation, if a PRO-GRAM/ERASE command is issued in bank a, then bank a changes to the read status mode and bank b defaults to the read array mode. The device reads from bank b if the latched address resides in bank b (see Figure 8). Similarly, if a PROGRAM/ERASE command is issued in bank *b*, then bank *b* changes to read status mode and bank *a* defaults to read array mode. When returning to bank a, the device reads program/erase status if the latched address resides in bank a. A correct bank address must be specified to read status register after returning from concurrent read in the other bank.

When reading the CFI area, or the chip protection register, the possible concurrent operations are reported in Figures 9a and 9b.

Figure 8 READ-While-WRITE Concurrency



Figure 9a Top Boot Block Device

		BANK a	BANK b
Reading the	READ	Not	Not
Protection	WRITE	Not	Not
Register	ERASE	Supported	Supported

BLOCK LOCKING

The Flash memory of the MT28C3212P2FL or MT28C3212P2NFL device provides a flexible locking scheme which allows each block to be individually locked or unlocked with no latency.

The device offers two-level protection for the blocks. The first level allows software-only control of block locking (for data which needs to be changed frequently), while the second level requires hardware interaction before locking can be changed (code which does not require frequent updates).

Control pins F_WP#, DQ0, and DQ1 define the state of a block; for example, state [001] means F_WP# = 0, DQ0 = 0 and DQ1 = 1.

Table 10 defines all of the possible locking states.

NOTE: All blocks are software-locked upon completion of the power-up sequence.

LOCKED STATE

After a power-up sequence completion, or after a reset sequence, all blocks are locked (states [001] or [101]). This means full protection from alteration. Any PROGRAM or ERASE operations attempted on a locked block will return an error on bit SR1 of the status register. The status of a locked block can be changed to unlocked or lock down using the appropriate software commands. Writing the lock command sequence, 60h followed by 01h, can lock an unlocked block.

UNLOCKED STATE

Unlocked blocks (states [000], [100], [110]) can be programmed or erased. All unlocked blocks return to the locked state when the device is reset or powered down. An unlocked block can be locked or locked down using the appropriate software command sequence, 60h followed by D0h. (See Table 5.)

LOCKED DOWN STATE

Blocks locked down (state [011]) are protected from PROGRAM and ERASE operations, but their protection status cannot be changed using software commands

Figure 9b Bottom Boot Block Device

		BANK a	BANK b
Reading the CFI or Chip	READ	Not Supported	Supported
Protection Register	WRITE ERASE	Not Supported	Supported

Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2002, Micron Technology, Inc.



F_WP#	DQ1	DQ0	NAME	ERASE/PROGRAM ALLOWED	LOCK	UNLOCK	LOCK DOWN
0	0	0	Unlocked	Yes	To [001]	-	To [011]
0	0	1	Locked (Default)	No	_	To [000]	To [011]
0	1	1	Lock Down	No	—	_	_
1	0	0	Unlocked	Yes	To [101]	_	To [111]
1	0	1	Locked	No	_	To [100]	To [111]
1	1	0	Lock Down Disabled	Yes	To [111]	-	To [111]
1	1	1	Lock Down Disabled	No	_	To [110]	_

Table 10Block Locking State Transition

alone. A locked or unlocked block can be locked down by writing the lock down command sequence, 60h followed by 2Fh. Locked down blocks revert to the locked state when the device is reset or powered down.

The LOCK DOWN function is dependent on the $F_WP\#$ input pin. When $F_WP\# = 0$, blocks in lock down [011] are protected from program, erase, and lock status changes. When $F_WP\# = 1$, the LOCK DOWN function is disabled ([111]) and locked down blocks can be individually unlocked by a software command to the [110] state, where they can be erased and programmed. These blocks can then be relocked [111] and unlocked [110], as desired, as long as $F_WP\#$ remains HIGH. When $F_WP\#$ goes LOW, blocks that were previously locked down return to the lock down state [011] regard-

less of any changes made while F_WP# was HIGH. Device reset or power-down resets all locks, including those in lock down, to the locked state (see Table 10).

READING A BLOCK'S LOCK STATUS

The lock status of every block can be read in the read device identification mode. To enter this mode, write 90h to the bank containing address 00h. Subsequent READs at block address +00002 will output the lock status of that block. The lowest two output pins, DQ0 and DQ1, represent the lock status. DQ0 indicates the block lock/unlock status and is set by the LOCK command and cleared by the UNLOCK command. It is also automatically set when entering lock down. DQ1 indicates lock down status and is set by the LOCK

ITEM	ADDRESS	DATA
Manufacturer Code (x16)	00000h	002Ch
Device Code • Top boot configuration • Bottom boot configuration	00001h	44A2h 44A3h
Block Lock Configuration ² • Block is unlocked • Block is locked • Block is locked down	XX002h	Lock DQ0 = 0 DQ0 = 1 DQ1 = 1
Chip Protection Register Lock	80h	PR Lock
Chip Protection Register 1	81h-84h	Factory Data
Chip Protection Register 2	85h–88h	User Data

Table 11Chip Protection Configuration Addressing¹

NOTE: 1. Other locations within the configuration address space are reserved by Micron for future use.

2. "XX" specifies the block address of lock configuration.



DOWN command. It can only be cleared by reset or power-down, not by software. Table 10 shows the block locking state transition scheme. The READ ARRAY command, FFh, must be issued to the bank containing address 00h prior to issuing other commands.

LOCKING OPERATIONS DURING ERASE SUSPEND

Changes to block lock status can be performed during an ERASE SUSPEND by using the standard locking command sequences to unlock, lock, or lock down. This is useful in the case when another block needs to be updated while an ERASE operation is in progress.

To change block locking during an ERASE operation, first write the ERASE SUSPEND command (B0h), then check the status register until it indicates that the ERASE operation has been suspended. Next, write the desired lock command sequence to block lock, and the lock status will be changed. After completing any desired LOCK, READ, or PROGRAM operations, resume the ERASE operation with the ERASE RESUME command (D0h).

If a block is locked or locked down during an ERASE SUSPEND on the same block, the locking status bits are changed immediately. When the ERASE is resumed, the ERASE operation completes.

A locking operation cannot be performed during a PROGRAM SUSPEND.

STATUS REGISTER ERROR CHECKING

Using nested locking or program command sequences during ERASE SUSPEND can introduce ambiguity into status register results.

Following protection configuration setup (60h), an invalid command produces a lock command error (SR4 and SR5 are set to "1") in the status register. If a lock command error occurs during an ERASE SUSPEND, SR4 and SR5 are set to "1" and remain at "1" after the ERASE SUSPEND command is issued. When the ERASE is complete, any possible error during the ERASE cannot be detected via the status register because of the previous locking command error.

A similar situation happens if an error occurs during a program operation error nested within an ERASE SUSPEND.

CHIP PROTECTION REGISTER

A 128-bit protection register can be used to fullfill the security considerations in the system (preventing device substitution). The 128-bit security area is divided into two 64-bit segments. The first 64 bits are programmed at the manufacturing site with a unique 64-bit number. The other segment is left blank for customers to program as desired. (See Figure 10).

READING THE CHIP PROTECTION REGISTER

The chip protection register is read in the device identification mode. To enter this mode, load the 90h command to the bank containing address 00h. Once in this mode, READ cycles from addresses shown in Table 11 retrieve the specified information. To return to the read array mode, write the READ ARRAY command (FFh). The read array command, FFh, must be issued to the bank containing address 00h prior to issuing other commands.

PAGE READ MODE

The initial portion of the page mode cycle is the same as the asynchronous access cycle. Holding CE# LOW and toggling addresses A0–A1 allows random access of other words in the page.

The page size can be customized at the factory to four or eight words as required; but if no specification is made, the normal size is four words.

ASYNCHRONOUS READ CYCLE

When accessing addresses in a random order or when switching between pages, the access time is given by ${}^{t}AA$.

When F_CE# and F_OE# are LOW, the data is placed on the data bus and the processor can read the data.

Figure 10





STANDBY MODE

Icc supply current is reduced by applying a logic HIGH level on F_CE# and F_RP# to enter the standby mode. In the standby mode, the outputs are placed in High-Z. Applying a CMOS logic HIGH level on F_CE# and F_RP# reduces the current to Icc2 (MAX). If the device is deselected during an ERASE operation or during programming, the device continues to draw current until the operation is complete.

AUTOMATIC POWER SAVE MODE (APS)

Substantial power savings are realized during periods when the Flash array is not being read and the device is in the active mode. During this time the device switches to the automatic power save (APS) mode. When the device switches to this mode, Icc is reduced to Icc2. The low level of power is maintained until another operation is initiated. In this mode, the I/O pins retain the data from the last memory address read until a new address is read. This mode is entered automatically if no address or control pins toggle.

Vpp/Vcc PROGRAM AND ERASE VOLTAGES

The MT28C3212P2FL Flash memory provides insystem programming and erase with VPP in the 0.9V– 2.2V range (VPP1). In addition to the flexible block locking, the VPP programming voltage can be held LOW for absolute hardware write protection of all blocks in the Flash device. When VPP is below VPPLK, any PROGRAM or ERASE operation results in an error, prompting the corresponding status register bit (SR3) to be set.

The MT28C3212P2NFL Flash memory provides insystem programming and erase with VPP in the 0.0V– 2.2V range (VPP1).

 V_{PP} at 12V ±5% (VPP2) is supported for a maximum of 100 cycles and 10 cumulative hours. The device can withstand 100,000 WRITE/ERASE operations when $V_{PP}\!=\!V_{CC}$.

During WRITE and ERASE operations, the WSM monitors the VPP voltage level. WRITE/ERASE operations are allowed only when VPP is within the ranges specified in Table 12.

When VCC is below VLKO or VPP is below VPPLK, any WRITE/ERASE operation is prevented.

DEVICE RESET

To correctly reset the device, the RST# signal must be asserted (RST# = VIL) for a minimum of ^tRP. After reset, the device can be accessed for a READ operation with a delayed access time of ^tRWH from the rising edge of RST#. The circuitry used for generating the RST# signal needs to be common with the rest of the system reset to ensure that correct system initialization occurs. Please refer to the timing diagram for further details.

POWER-UP SEQUENCE

The following power-up sequence must be observed to properly initialize the device:

- RST# must be at VIL.
- Power on Vcc/VccQ (Vcc \geq VccQ at all times).
- Wait 2µS after Vcc reaches Vcc (MIN).
- Take RST# from VIL to VIH.
- The RST# transition from VIL to VIH must be less than 10 $\mu\text{S}.$

Table 12 Vpp Ranges (V)

	IN-SY	STEM	IN-FACTORY		
DEVICE	MIN	MAX	MIN	MAX	
MT28C3212P2FL	0.9	2.2	11.4	12.6	
MT28C3212P2NFL	0.0	2.2	11.4	12.6	



FLASH ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS*

Voltage to Any Pin Except Vcc and VPP

- with Respect to Vss -0.5V to +2.45V VPP Voltage (for BLOCK ERASE and PROGRAM
- with Respect to Vss) -0.5V to +13.5V** Vcc and VccQ Supply Voltage

with Respect to Vss	-0.3V to +2.45V
Output Short Circuit Current	100mA
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	55°C to +125°C
Soldering Cycle	260°C for 10s

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum DC voltage on VPP may overshoot to +13.5V for periods <20ns.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Operating temperature	^t A	-40	+85	٥C	
Vcc supply voltage	F_Vcc, S_Vcc	1.65	2.2	V	
I/O supply voltage (Vcc = 1.65V–1.95V)	VccQ	1.65	1.95	V	1
I/O supply voltage (Vcc = 1.80V–2.20V)	VccQ	1.80	2.20	V	1
VPP voltage (MT28C3212P2FL only)	Vpp1	0.9	2.2	V	
VPP voltage (MT28C3212P2NFL only)	Vpp1	0.0	2.2	V	
VPP in-factory programming voltage	Vpp2	11.4	12.6	V	2
Data retention supply voltage	S_Vdr	1.0	_	V	
Block erase cycling		_	100,000	Cycles	

NOTE: 1. Use only one of the two I/O supply voltage ranges, 1.65V-1.95V or 1.80V-2.20V.

2. 12V VPP is supported for a maximum of 100 cycles and may be connected for up to 10 cumulative hours.

Figure 11 **Output Load Circuit**



ASH



COMBINED DC CHARACTERISTICS¹

			Vcc = 1.65V-1.95V or 1.80V-2.20V				
			VccQ = 1 1	.65V-1 .80V-	1.95V or 2.20V		
DESCRIPTION	CONDITIONS	SYMBOL	MIN	ΤΥΡ	MAX	UNITS	NOTES
Input low voltage		VIL	-0.4	-	0.4	V	
Input high voltage		Vih	VccQ - 0.4V	-	VccQ + 0.3V	V	
Output low voltage Io∟ = 100µA		Vol	_	_	0.10	V	
Output high voltage Іон = 100µА		Voн	VccQ - 0.1V	-	-	V	
VPP lock out voltage		VPPLK	_	-	0.4	V	
VPP during PROGRAM/ERASE		Vpp1	0.9	-	2.2	V	
operations (MT28C3212P2FL only)		VPP2	11.4	-	12.6	V	2
VPP during PROGRAM/ERASE		VPP1	0.0	-	2.2	V	
operations (MT28C3212P2NFL only)		VPP2	11.4	-	12.6	V	2
Vcc PROGRAM/ERASE lock voltage		Vlko	1.0	-	-	V	
Input leakage current		l.	-	-	1	μ A	
Output leakage current		loz	-	-	1	μA	
F_Vcc asynchronous read current at 95ns		Icc1	_	-	15	mA	
F_Vcc page mode read current at 35ns		lcc2	-	-	5	mA	
F_Vcc plus S_Vcc standby current		lccз	_	25	60	μ A	
F_Vcc program current		ICC4+IPP3	_	-	55	mA	
F_Vcc erase current		ICC5+IPP4	-	-	65	mA	
F_Vcc/S_Vcc erase suspend current		Icc6	-	-	60	μ A	
F_Vcc/S_Vcc program suspend current		Icc7	-	-	60	μA	
Read-while-write current		Icc8	_	-	80	mA	
S_Vcc read/write operating supply current – page access mode	$V_{IN} = V_{IH} \text{ or } V_{IL}$ chip enabled, $I_{OL} = 0$	lcc9	_	12	25	mA	3

NOTE: 1. All currents are in RMS unless otherwise noted.

2. 12V VPP is supported for a maximum of 100 cycles and may be connected for up to 10 cumulative hours.

3. Operating current is a linear function of operating frequency and voltage. Operating current can be calculated using the formula shown with operating frequency (f) expressed in MHz and operating voltage (V) in volts. Example: When operating at 2 MHz at 2V, the device will draw a typical active current of 0.8*2* = 3.2mA in the page access mode. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

(continued on the next page)



COMBINED DC CHARACTERISTICS¹ (continued)

			Vcc = 1.65V-1.95V or 1.80V-2.20V VccQ = 1.65V-1.95V or 1.80V-2.20V				
DESCRIPTION	CONDITIONS	SYMBOL	MIN	ТҮР	ΜΑΧ	UNITS	NOTES
S_Vcc read/write operating supply current – word access mode	$V_{IN} = V_{IH} \text{ or } V_{IL}$ chip enabled, $I_{OL} = 0$	lcc10	-	3	8	mA	3
VPP read current	$V_{PP} \leq V_{CC}$	IPP1	_	-	1	μΑ	
	$V_{PP} \geq V_{CC}$		_	-	200	μA	
VPP standby current	$V_{PP} \leq V_{CC}$	IPP2	_	-	1	μΑ	
	$V_{PP} \geq V_{CC}$		_	-	200	μΑ	
VPP erase suspend current	VPP = VPP1	IPP5	_	-	1	μA	
	VPP = VPP2		_	-	200	μA	
VPP program suspend current	VPP = VPP1	Ірр6	_	_	1	μ A	
	VPP = VPP2		_	-	200	μA	

NOTE: 1. All currents are in RMS unless otherwise noted.

2. 12V VPP is supported for a maximum of 100 cycles and may be connected for up to 10 cumulative hours.

3. Operating current is a linear function of operating frequency and voltage. Operating current can be calculated using the formula shown with operating frequency (f) expressed in MHz and operating voltage (V) in volts. Example: When operating at 2 MHz at 2V, the device will draw a typical active current of 0.8*2* = 3.2mA in the page access mode. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.



FLASH READ CYCLE TIMING REQUIREMENT

Vcc = 1.65V–1.95V

		-10		-11			
		Vcc = 1.6	65V–1.95V	Vcc = 1.6	5V–1.95V		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	
Address to output delay	^t AA		100		110	ns	
CE# LOW to output delay	^t ACE		100		110	ns	
Page address access	^t APA		35		45	ns	
OE# LOW to output delay	^t AOE		30		30	ns	
F_RP# HIGH to output delay	^t RWH		200		200	ns	
F_RP# LOW pulse width	^t RP	125		125		ns	
CE# or OE# HIGH to output High-Z	tOD		25		25	ns	
Output hold from address, CE# or OE# change	tOH	0		0		ns	
READ cycle time	^t RC		100		110	ns	

FLASH READ CYCLE TIMING REQUIREMENT

Vcc = 1.80V-2.20V

		-10		-11		
		Vcc = 1.8	80V–2.20V	Vcc = 1.8	0V–2.20V	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS
Address to output delay	^t AA		95		100	ns
CE# LOW to output delay	^t ACE		95		100	ns
Page address access	^t APA		35		45	ns
OE# LOW to output delay	^t AOE		30		30	ns
F_RP# HIGH to output delay	^t RWH		150		150	ns
F_RP# LOW pulse width	^t RP	100		100		ns
CE# or OE# HIGH to output High-Z	tOD		25		25	ns
Output hold from address, CE# or OE# change	tOH	0		0		ns
READ cycle time	^t RC		95		100	ns



FLASH WRITE CYCLE TIMING REQUIREMENTS

		-10/-11		
		Vcc = 1.65V–1.95V or 1.80V–2.20V		
PARAMETER	SYMBOL	MIN	MAX	UNITS
Reset HIGH recovery to WE# going LOW	^t RS	150		ns
CE# setup to WE# going LOW	tCS	0		ns
Write pulse width	^t WP	50		ns
Data setup to WE# going HIGH	^t DS	50		ns
Address setup to WE# going HIGH	^t AS	50		ns
CE# hold from WE# HIGH	^t CH	0		ns
Data hold from WE# HIGH	^t DH	0		ns
Address hold from WE# HIGH	^t AH	9		ns
Write pulse width HIGH	tWPH	30		ns
WP# setup to WE# going HIGH	^t RHS	200		ns
VPP setup to WE# going HIGH	tVPS	200		ns
Write recovery before READ	tWOS	50		ns
WP# hold from valid SRD	^t RHH	0		ns
VPP hold from valid SRD	tVPH	0		ns
WE# HIGH to data valid	tWB		^t AA+50	ns

FLASH ERASE AND PROGRAM CYCLE TIMING REQUIREMENTS

	-10/-11 Vcc = 1.65V-1.95V or 1.80V-2.20V		
PARAMETER	ТҮР	MAX	UNITS
4KW parameter block program time	0.1	0.3	S
32KW parameter block program time	0.8	2.4	S
Word program time	8	185	μs
4KW parameter block erase time	1	4	S
32KW parameter block erase time	1.5	5	S
Program suspend latency	5	10	μs
Erase suspend latency	5	20	μs





WRITE TIMING PARAMETERS

	-10/ Vcc = 1.65 1.80		
SYMBOL	MIN	UNITS	
^t RS	150		ns
tCS	0		ns
tWP	50		ns
^t DS	50		ns
^t AS	50		ns
^t CH	0		ns
^t DH	0		ns

	-10 Vcc = 1.65 1.80	-10/-11 Vcc = 1.65V-1.95V or 1.80V-2.20V		
SYMBOL	MIN	MAX	UNITS	
^t AH	9		ns	
^t RHS	200		ns	
^t VPS	200		ns	
tWOS	50		ns	
^t RHH	0		ns	
^t VPH	0		ns	
tWB		tAA+50	ns	

NOTE: 1. The WRITE cycles for the WORD PROGRAMMING command are followed by a READ ARRAY DATA cycle.





SINGLE ASYNCHRONOUS READ OPERATION



(Vcc = 1.65V-1.95V)

	-10		-1		
	Vcc = 1.6	5V-1.95V	Vcc = 1.6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		100		110	ns
^t ACE		100		110	ns
^t AOE		30		30	ns
^t RWH		200		200	ns
^t OD		25		25	ns
tOH	0		0		ns
^t RC		100		110	ns

READ TIMING PARAMETERS

(Vcc = 1.80V - 2.20V)

	-10		-1		
	Vcc = 1.8	0V-2.20V	Vcc = 1.8		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		95		100	ns
^t ACE		95		100	ns
^t AOE		30		30	ns
^t RWH		150		150	ns
^t OD		25		25	ns
^t OH	0		0		ns
^t RC		95		100	ns

FLASH





ASYNCHRONOUS PAGE MODE READ OPERATION

READ TIMING PARAMETERS

(Vcc = 1.65V-1.95V)

	-10		-1		
	Vcc = 1.6	5V-1.95V	Vcc = 1.6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		100		110	ns
^t ACE		100		110	ns
^t APA		35		45	ns
^t AOE		30		30	ns
^t RWH		200		200	ns
tOD		25		25	ns
tOH	0		0		ns

READ TIMING PARAMETERS

(Vcc = 1.80V-2.20V)

	-10		-1		
	Vcc = 1.8	0V-2.20V	Vcc = 1.8		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		95		100	ns
^t ACE		95		100	ns
^t APA		35		45	ns
^t AOE		30		30	ns
^t RWH		150		150	ns
tOD		25		25	ns
tOH	0		0		ns



RESET OPERATION

READ TIMING PARAMETERS

(Vcc = 1.65V–1.95V)

	-10		-1		
	Vcc = 1.65V-1.95V		Vcc = 1.6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t RWH		200		200	ns
^t RP	125		125		ns

READ TIMING PARAMETERS

(Vcc = 1.80V-2.20V)

	-10		-1		
	Vcc = 1.80V-2.20V		Vcc = 1.80V-2.20V		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t RWH		150		150	ns
^t RP	100		100		ns







Table 15 CFI

OFFSET	DATA	DESCRIPTION
00	2Ch	Manufacturer Code
01	A2h	Top Boot Block Device Code
	A3h	Bottom Boot Block Device Code
02–0F	reserved	Reserved
10, 11	0051,0052	"QR"
12	0059	"Υ"
13, 14	0003, 0000	Primary OEM Command Set
15, 16	0039, 0000	Address for Primary Extended Table
17, 18	0000, 0000	Alternate OEM Command Set
19, 1A	0000, 0000	Address for OEM Extended Table
1 B	0017	Vcc MIN for Erase/Write; Bit7–Bit4 Volts in BCD; Bit3–Bit0 100mV in BCD
1C	0022	Vcc MAX for Erase/Write; Bit7–Bit4 Volts in BCD; Bit3–Bit0 100mV in BCD
1D	00B4	VPP MIN for Erase/Write; Bit7–Bit4 Volts in Hex; Bit3–Bit0 100mV in BCD
1E	00C6	VPP MAX for Erase/Write; Bit7–Bit4 Volts in Hex; Bit3–Bit0 100mV in BCD
1 F	0003	Typical timeout for single byte/word program, $2^n \mu s$, 0000 = not supported
20	0000	Typical timeout for maximum size multiple byte/word program, $2^n \mu s$, 0000 = not supported
21	0009	Typical timeout for individual block erase, 2^{n} ms, $0000 = not$ supported
22	0000	Typical timeout for full chip erase, 2^{n} ms, 0000 = not supported
23	000C	Maximum timeout for single byte/word program, $2^n \mu s$, 0000 = not supported
24	0000	Maximum timeout for maximum size multiple byte/word program, $2^n \mu s$, 0000 = not supported
25	0003	Maximum timeout for individual block erase, 2^{n} ms, 0000 = not supported
26	0000	Maximum timeout for full chip erase, 2^{n} ms, 0000 = not supported
27	0016	Device size, 2 ⁿ bytes
28	0001	Bus Interface $x8 = 0$, $x16 = 1$, $x8/x16 = 2$
29	0000	Flash device interface description 0000 = async
2A, 2B	0000, 0000	Maximum number of bytes in multi-byte program or page, 2 ⁿ
2C	0003	Number of erase block regions within device (4K words and 32K words)
2D, 2E	0037, 0000	Top boot block device erase block region information 1, 8 blocks
	0007, 0000	Bottom boot block device erase block region information 1, 8 blocks
2F, 30	0000, 0001	Top boot block deviceof 8KB
	0020, 0000	Bottom boot block device of 8KB
31, 32	0006, 0000	7 blocks of
33, 34	0000, 0001	64КВ
35, 36	0007, 0000	Top boot block device 56 blocks of
	0037, 0000	Bottom boot block device 56 blocks of



2 MEG x 16 PAGE FLASH 128K x 16 SRAM COMBO MEMORY

Table 15 CFI (continued)

37, 380020, 0000Top boot block device64KB39, 3A0000, 0001Bottom boot block device64KB39, 3A0050, 0052"PR"3B0049"I"3C0030Major version number, ASCII3D0031Minor Version Number, ASCII3E0066Optional Feature and Command Support3F0000Bit 1 Suspend erase supported no = 0400000Bit 1 Suspend erase supported = yes = 1410000Bit 2 Suspend cryarm supported = yes = 1Bit 3 Chip lock/unlock supported = no = 0Bit 3 Chip lock/unlock supported = yes = 1Bit 6 Protection bits supported = yes = 1Bit 7 Page mode read supported = yes = 1Bit 7 Page mode read supported = yes = 1Bit 8 Synchronous read supported = yes = 1420001Program supported after erase suspend = yes43, 440003, 0000Bit 0 Block Lock Status active = yes; Bit 1 Block Lock Down active =450018Vcc supply optimum; Bit7-Bit4 Volts in BCD; Bit3-Bit0 100mV in BCD470001Number of protection register fields in JEDEC ID space48, 490003, 00032 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes4C0002Background Operation 0000 = No used 0001 = 4% block split 0002 = 25% block split 0002 = 25% block split 0002 = 25% block split 0002 = 8 words max 0002 = 18 words max 0022 = 8 words max 0022 = 8 words max 0022 = 8 words max 0022 = 8 word page 0001 = 4 words may 0022 = 8-word page 0001 = 42-word page4E0002Page Mode Type 0001 = 42-word pa	OFFSEI	DATA	DESCRIPTION
0000, 0001Bottom boot block device64KB39, 3A0050, 0052"PR"3B0049"1"3C0030Major version number, ASCII3D0031Minor Version Number, ASCII3E0066Optional Feature and Command Support3F0002Bit 0 Chip erase supported on e 0410000Bit 1 Suspend erase supported = yes = 1410000Bit 2 Suspend program supported = yes = 1Bit 3 Chip lock/unlock supported = no = 0Bit 6 Protection bits supported = yes = 1Bit 6 Protection bits supported = yes = 1Bit 7 Page mode read supported = yes = 1Bit 7 Page mode read supported = yes = 1Bit 8 Synchronous read supported = yes = 1420001Program supported after erase suspent yes = 143440003, 0000Bit 0 Block Lock Status active = yes; Bit 1 Block Lock Down active =450018Vcc supply optimum; Bit7-Bit4 Volts in BCD; Bit3-Bit0 100mV in BCD470001Number of protection register fields in JEDEC ID space48, 490080, 0000Lock bytes LOW address, lock bytes HIGH address440002Background Operation0001Pare Mode Type0002Nou sed00032.7 factory programmed bytes, 2 ⁿ user programmable bytes420000Burst Mode Type0001Number of sords max0002No used00032.7 shock split000400040005No used0001Burst Mode Type0002No	37, 38	0020, 0000	Top boot block device64KB
39, 3A 0050, 0052 "PR" 3B 0049 "I" 3C 0030 Major version number, ASCII 3D 0031 Minor Version Number, ASCII 3E 0066 Optional Feature and Command Support 3F 0002 Bit 0 Chip erase supported no = 0 40 0000 Bit 1 Suspend erase supported = yes = 1 81 2 Suspend program supported = no = 0 Bit 3 Chip lock/unlock supported = yes = 1 81 4 Queued erase supported = yes = 1 Bit 6 Protection bits supported = yes = 1 81 7 Page mode read supported = yes = 1 Bit 8 Synchronous read supported = yes = 1 81 8 9 priorthorous read supported = yes = 1 Bit 8 Synchronous read supported = yes = 1 42 0001 Program supported fere rase suspend = yes 43, 44 0003, 0000 Bick Lock Status active = yes; Bit 1 Block Lock Down active = 45 0018 Vcc supply optimum; Bit7-Bit4 Volts in Hex; Bit3-Bit0 100mV in BCD 44 0003, 0000 Lock bytes LOW address, Lock bytes HIGH address 45 0080, 0000 2° factory programmed bytes, 2° user programmable bytes 46 0002 Background Operation 00001 Number of protection reg		0000, 0001	Bottom boot block device64KB
3B 0049 "I" 3C 0030 Major version number, ASCII 3D 0031 Minor Version Number, ASCII 3E 00E6 Optional Feature and Command Support 3F 0000 Bit 1 Suspend erase supported no = 0 40 0000 Bit 1 Suspend program supported = yes = 1 81 3 Chip lock/unlock supported = no = 0 Bit 3 Chip lock/unlock supported = yes = 1 81 3 Chip lock/unlock supported = yes = 1 Bit 6 Protection bits supported = yes = 1 81 8 Frage mode read supported = yes = 1 Bit 7 Page mode read supported = yes = 1 81 8 Sinchronous read supported = yes = 1 Bit 9 Simultaneous operation supported = yes = 1 42 0001 Program supported after erase suspend = yes 43 44 0003,0000 Bit 0 Block Lock Status active = yes; Bit 1 Block Lock Down active = 45 0018 Vcc supply optimum; Bit7-Bit4 Volts in BCD; Bit3-Bit0 100mV in BCD 44 0003,0000 Lock bytes LOW address, lock bytes HIGH address 47 0001 Number of protection register fields in JEDEC ID space 48, 49 0080, 0000 Lock bytes LOW address, lock bytes HIGH address 4A, 48 <td>39, 3A</td> <td>0050, 0052</td> <td>"PR"</td>	39, 3A	0050, 0052	"PR"
3C 0030 Major version number, ASCII 3D 0031 Minor Version Number, ASCII 3E 00E6 Optional Feature and Command Support 3F 0000 Bit 0 Chip erase supported no = 0 40 0000 Bit 1 Suspend erase supported = yes = 1 41 0000 Bit 2 Suspend program supported = no = 0 Bit 4 Queued erase supported = no = 0 Bit 6 Protection bits supported = yes = 1 Bit 7 Page mode read supported = yes = 1 Bit 7 Page mode read supported = yes = 1 Bit 9 Simultaneous operation supported = yes = 1 Bit 9 Simultaneous operation supported = yes = 1 42 0001 Program supported after erase suspend = yes 43 44 0003,0000 Bit 0 Block Lock Status active = yes; Bit 1 Block Lock Down active = 45 0018 Vcc supply optimum; Bit7-Bit4 Volts in BCD; Bit3-Bit0 100mV in BCD 46 00C0 Ver supply optimum; Bit7-Bit4 Volts in JEDEC ID space 48, 49 0080, 0000 Lock bytes LOW address, lock bytes HIGH address 44 0003 2 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes 4C 0002 Background Operation 00001 Number of protection dis supplit	3B	0049	" "
3D 0031 Minor Version Number, ASCII 3E 00E6 Optional Feature and Command Support 3F 0002 Bit 0 Chip erase supported no = 0 41 0000 Bit 2 Suspend program supported = yes = 1 Bit 3 Chip lock/unlock supported = no = 0 Bit 3 Chip lock/unlock supported = no = 0 Bit 4 Queued erase supported = yes = 1 Bit 6 Protection bits supported = yes = 1 Bit 7 Page mode read supported = yes = 1 Bit 8 Synchronous read supported = yes = 1 Bit 8 Synchronous read supported = yes = 1 Bit 9 Simultaneous operation supported = yes = 1 42 0001 Program supported after erase suspend = yes 43, 44 0003, 0000 Bick Lock Status active = yes; Bit 1 Block Lock Down active = 45 0018 Vcc supply optimum; Bit7-Bit4 Volts in BCD; Bit3-Bit0 100mV in BCD 46 00C0 Ver supply optimum; Bit7-Bit4 Volts in LED; Bit3-Bit0 100mV in BCD 47 0001 Number of protection register fields in JEDEC ID space 48, 49 0080, 0000 Lock bytes LOW address, lock bytes HIGH address 4A, 48 0003 2 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes 4C 0002 Background Operation 0003 = 25%	3C	0030	Major version number, ASCII
3E 00E6 Optional Feature and Command Support 3F 0002 Bit 0 Chip erase supported no = 0 40 0000 Bit 1 Suspend erase supported = yes = 1 41 0000 Bit 2 Suspend program supported = no = 0 Bit 3 Chip lock/unlock supported = no = 0 Bit 5 Instant individual block locking supported = yes = 1 Bit 6 Protection bits supported = yes = 1 Bit 7 Page mode read supported = yes = 1 Bit 9 Simultaneous operation supported = yes = 1 Bit 9 Simultaneous operation supported = yes = 1 42 0001 Program supported after erase suspend = yes 43, 44 0003, 0000 Bit 0 Block Lock Status active = yes; Bit 1 Block Lock Down active = 45 0018 Vcc supply optimum; Bit7-Bit4 Volts in BCD; Bit3-Bit0 100mV in BCD 47 0001 Number of protection register fields in JEDEC ID space 48, 49 0080, 0000 Lock bytes LOW address, lock bytes HIGH address 4A, 48 0003, 0003 2 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes 4C 0002 Background Operation 0003 = 25% block split 0003 = 25% block split 0002 = 12% block split 0003 = 25% block split 00002 = 12% block split 0002 = 25% block sp	3D	0031	Minor Version Number, ASCII
42 0001 Program supported after erase suspend = yes 43, 44 0003, 0000 Bit 0 Block Lock Status active = yes; Bit 1 Block Lock Down active = 45 0018 Vcc supply optimum; Bit7–Bit4 Volts in BCD; Bit3–Bit0 100mV in BCD 46 00C0 VPP supply optimum; Bit7–Bit4 Volts in Hex; Bit3–Bit0 100mV in BCD 47 0001 Number of protection register fields in JEDEC ID space 48, 49 0080, 0000 Lock bytes LOW address, lock bytes HIGH address 4A, 4B 0003, 0003 2 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes 4C 0002 Background Operation 0001 = 4% block split 0002 0002 = 12% block split 0003 = 25% block split 0004 = 50% block split 0005 = No burst mode 0007 = 8 words max 0018 = Linear burst, and/or 0019 = Linear burst, and/or 0014 = Continuous burst 4E 0002 Page Mode Type 0000 = No page mode 0001 0001 = 4-word page 0002 0002 = No page mode	3E 3F 40 41	00E6 0002 0000 0000	Optional Feature and Command Support Bit 0 Chip erase supported no = 0 Bit 1 Suspend erase supported = yes = 1 Bit 2 Suspend program supported = yes = 1 Bit 3 Chip lock/unlock supported = no = 0 Bit 4 Queued erase supported = no = 0 Bit 5 Instant individual block locking supported = yes = 1 Bit 6 Protection bits supported = yes = 1 Bit 7 Page mode read supported = yes = 1 Bit 8 Synchronous read supported = yes = 1 Bit 9 Simultaneous operation supported = yes = 1
43, 44 0003, 0000 Bit 0 Block Lock Status active = yes; Bit 1 Block Lock Down active = 45 0018 Vcc supply optimum; Bit7–Bit4 Volts in BCD; Bit3–Bit0 100mV in BCD 46 00C0 VPP supply optimum; Bit7–Bit4 Volts in Hex; Bit3–Bit0 100mV in BCD 47 0001 Number of protection register fields in JEDEC ID space 48, 49 0080, 0000 Lock bytes LOW address, lock bytes HIGH address 4A, 4B 0003, 0003 2 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes 4C 0002 Background Operation 0000 = Not used 0001 0001 = 4% block split 0002 = 12% block split 0003 = 25% block split 0004 = 50% block split 0005 = No turst mode 0004 = 50% block max 0002 = Nords max 0003 = 16 words max 0024 = Nords max 0025 = Nage Mode Type 0000 = Interleaved burst, and/or 0024 = Rords max 0025 = Nage Mode Type 0000 = No page mode 0001 =	42	0001	Program supported after erase suspend = yes
45 0018 Vcc supply optimum; Bit7–Bit4 Volts in BCD; Bit3–Bit0 100mV in BCD 46 00C0 VPP supply optimum; Bit7–Bit4 Volts in Hex; Bit3–Bit0 100mV in BCD 47 0001 Number of protection register fields in JEDEC ID space 48, 49 0080, 0000 Lock bytes LOW address, lock bytes HIGH address 4A, 4B 0003, 0003 2 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes 4C 0002 Background Operation 0000 = Not used 0001 = 4% block split 0002 = 12% block split 0002 = 12% block split 0003 = 25% block split 0004 = 50% block split 0004 = 50% block split 0000 = No burst mode 00x1 = 4 words max 00x2 = 8 words max 00x2 = 8 words max 00x3 = 16 words max 001x = Linear burst, and/or 004x = Continuous burst 4E 0002 Page Mode Type 0000 = No page mode 0001 = 4-word page 0001 = 4-word page 0002 = 8-word page 0002 = 8-word page 0003 = 16-word page 0003 = 16-word page 0003 = 16-word page 0004 = 32-word page 0004 = 32-word page	43, 44	0003, 0000	Bit 0 Block Lock Status active = yes; Bit 1 Block Lock Down active = yes
46 00C0 VPP supply optimum; Bit7–Bit4 Volts in Hex; Bit3–Bit0 100mV in BCD 47 0001 Number of protection register fields in JEDEC ID space 48, 49 0080, 0000 Lock bytes LOW address, lock bytes HIGH address 4A, 4B 0003, 0003 2 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes 4C 0002 Background Operation 0000 = Not used 0001 = 4% block split 0002 = 12% block split 0003 = 25% block split 0004 = 50% block split 4D 0000 Burst Mode Type 0000 = No burst mode 00x1 = 4 words max 00x2 = 8 words max 00x2 = 8 words max 00x3 = 16 words max 001x = Linear burst, and/or 004x = Continuous burst 4E 0002 Page Mode Type 0000 = No page mode 0001 = 4-word page 0002 = 8-word page 0003 = 16-word page 0003 = 16-word page	45	0018	Vcc supply optimum; Bit7–Bit4 Volts in BCD; Bit3–Bit0 100mV in BCD
470001Number of protection register fields in JEDEC ID space48, 490080, 0000Lock bytes LOW address, lock bytes HIGH address4A, 4B0003, 00032 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes4C0002Background Operation 0000 = Not used 0001 = 4% block split 0002 = 12% block split 0003 = 25% block split 0004 = 50% block split4D0000Burst Mode Type 0000 = No burst mode 00X1 = 4 words max 00X2 = 8 words max 00X2 = 1 linear burst, and/or 002x = Interleaved burst, and/or 002x = Interleaved burst4E0002Page Mode Type 0000 = No page mode 0001 = 4-word page 0002 = 8-word page 0003 = 16-word page 0004 = 32-word page	46	00C0	VPP supply optimum; Bit7–Bit4 Volts in Hex; Bit3–Bit0 100mV in BCD
48, 490080, 0000Lock bytes LOW address, lock bytes HIGH address4A, 4B0003, 00032n factory programmed bytes, 2n user programmable bytes4C0002Background Operation 0000 = Not used 0001 = 4% block split 0002 = 12% block split 0003 = 25% block split 0004 = 50% block split4D0000Burst Mode Type 0000 = No burst mode 00x1 = 4 words max 00x2 = 8 words max 00x3 = 16 words max 00x3 = 16 words max 00x4 = Continuous burst4E0002Page Mode Type 0000 = No page mode 0001 = 4-word page 0001 = 4-word page 0003 = 16-word page 0003 = 16-word page	47	0001	Number of protection register fields in JEDEC ID space
4A, 4B 0003, 0003 2 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes 4C 0002 Background Operation 0000 = Not used 0001 = 4% block split 0002 = 12% block split 0003 = 25% block split 4D 0000 Burst Mode Type 0000 = No burst mode 00x1 = 4 words max 00x2 = 8 words max 00x3 = 16 words max 001x = Linear burst, and/or 002x = Interleaved burst, and/or 004x = Continuous burst 4E 0002 Page Mode Type 0000 = No page mode 0001 = 4-word page 0002 = 8-word page 0003 = 16-word page 0004 = 32-word page	48, 49	0080, 0000	Lock bytes LOW address, lock bytes HIGH address
4C0002Background Operation $0000 = Not used$ $0001 = 4\%$ block split $0002 = 12\%$ block split $0003 = 25\%$ block split $0004 = 50\%$ block split4D0000Burst Mode Type $0000 = No$ burst mode $00x1 = 4$ words max $00x2 = 8$ words max $00x3 = 16$ words max $001x = Linear burst, and/or002x = Interleaved burst, and/or004x = Continuous burst4E0002Page Mode Type0000 = No page mode0001 = 4-word page0002 = 8-word page0002 = 8-word page0003 = 16-word page0004 = 32-word page$	4A, 4B	0003, 0003	2 ⁿ factory programmed bytes, 2 ⁿ user programmable bytes
4D 0000 Burst Mode Type 0000 = No burst mode 00x1 = 4 words max 00x2 = 8 words max 00x3 = 16 words max 001x = Linear burst, and/or 002x = Interleaved burst, and/or 004x = Continuous burst 4E 0002 Page Mode Type 0000 = No page mode 0001 = 4-word page 0002 = 8-word page 0003 = 16-word page 0004 = 32-word page	4C	0002	Background Operation 0000 = Not used 0001 = 4% block split 0002 = 12% block split 0003 = 25% block split 0004 = 50% block split
4E 0002 Page Mode Type 0000 = No page mode 0001 = 4-word page 0002 = 8-word page 0002 = 8-word page 0003 = 16-word page 0004 = 32-word page	4D	0000	Burst Mode Type 0000 = No burst mode 00x1 = 4 words max 00x2 = 8 words max 00x3 = 16 words max 001x = Linear burst, and/or 002x = Interleaved burst, and/or 004x = Continuous burst
4F 0002 SRAM density, 2Mb (128K x 16)	4E 4F	0002	Page Mode Type 0000 = No page mode 0001 = 4-word page 0002 = 8-word page 0003 = 16-word page 0004 = 32-word page SRAM density, 2Mb (128K x 16)

FLASH



SRAM OPERATING MODES SRAM READ ARRAY

The operational state of the SRAM is determined by S_CE1#, S_CE2, S_WE#, S_OE#, S_UB#, and S_LB#, as indicated in the Truth Table. To perform an SRAM READ operation, S_CE1#, and S_OE#, must be at VIL, and S_CE2 and S_WE# must be at VIH. When in this state, S_UB# and S_LB# control whether the lower byte is read (S_UB# VIH, S_LB# VIL), the upper byte is read (S_UB# VIH, S_LB# VIL), or neither are read (S_UB# VIH, S_LB# VIL), or neither are read (S_UB# VIH, S_LB# VIL), or neither are read (S_UB# VIH, S_LB# VIL).

While performing an SRAM READ operation, current consumption may be reduced by reading within a 16-word page. This is done by holding S_CE1# and

S_OE#

S_UB#

LOGIC

S_OE# at VIL, S_WE# and S_CE2 at VIH, and toggling addresses A0-A3. S_UB# and S_LB# control the data width as described above.

SRAM WRITE ARRAY

In order to perform an SRAM WRITE operation, S_CE1# and S_WE# must be at VIL, and S_CE2 and S_OE# must be at VIH. When in this state, S_UB# and S_LB# control whether the lower byte is written (S_UB# VIH, S_LB# VIL), the upper byte is written (S_UB# VIL, S_LB# VIH), both upper and lower bytes are written (S_UB# VIL, S_LB# VIL), or neither are written (S_UB# VIH, S_LB# VIH) and the device is in a standby state.

WORD ADDRESS A0-A3 DECODE LOGIC INPUT/ DO0-DO7 PAGE **8K-PAGE** OUTPUT ADDRESS WORD x16 WORD MUX A4-A16 DECODE MUX x16 BIT AND DQ8-DQ15 LOGIC RAM ARRAY BUFFERS 3 S CE1# S_CE2 S_WE# CONTROL

SRAM FUNCTIONAL BLOCK DIAGRAM



TIMING TEST CONDITIONS

Input pulse levels 0.1V Vcc to 0.9V Vcc
Input rise and fall times5ns
Input timing reference levels 0.5V
Output timing reference levels 0.5V
Operating Temperature40°C to +85°C

SRAM READ CYCLE TIMING

		-10/-11				
		Vcc = 1.6	5V–1.95V	Vcc = 1.80V-2.20V		
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	UNITS
Read cycle time	^t RC		100		85	ns
Address access time	^t AA		100		85	ns
Chip enable to valid output	tCO		100		85	ns
Output enable to valid output	tOE		35		35	ns
Byte select to valid output	^t LB, ^t UB		100		85	ns
Chip enable to Low-Z output	^t LZ	0		0		ns
Output enable to Low-Z output	tOLZ	0		0		ns
Byte select to Low-Z output	^t lbz, ^t Ubz	0		0		ns
Chip enable to High-Z output	^t HZ	0	15	0	15	ns
Output disable to High-Z output	tOHZ	0	15	0	15	ns
Byte select disable to High-Z output	^t LBHZ, ^t UBHZ	0	15	0	15	ns
Output hold from address change	tOH	5		5		ns

SRAM WRITE CYCLE TIMING

		-10/-11				
		Vcc = 1.6	5V-1.95V	Vcc = 1.80V-2.20V		
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	UNITS
Write cycle time	tWC		100		85	ns
Chip enable to end of write	tCW		100		85	ns
Address valid to end of write	^t AW		100		85	ns
Byte select to end of write	^t LBW, ^t UBW		100		85	ns
Address setup time	^t AS	0		0		ns
Write pulse width	^t WP	50		50		ns
Write recovery time	^t WR	0		0		ns
Write to High-Z output	tWHZ	0	15	0	15	ns
Data to write time overlap	^t DW	50		50		ns
Data hold from write time	^t DH	0		0		ns
End write to Low-Z output	tow	0		0		ns





READ CYCLE 1

DON'T CARE

READ TIMING PARAMETERS

	Vcc = 1.6	5V-1.95V	Vcc = 1.8		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t RC		100		85	ns
^t AA		100		85	ns
^t CO		100		85	ns
tOE		35		35	ns
^t LB, ^t UB		100		85	ns
^t LZ	0		0		ns

	-10/-11				
	Vcc = 1.6	5V-1.95V	Vcc = 1.8		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t OLZ	0		0		ns
^t HZ	0	15	0	15	ns
^t OHZ	0	15	0	15	ns
^t LBHZ, ^t UBHZ	0	15	0	15	ns
^t OH	5		5		ns

2 Meg x 16 Page Flash 128K x 16 SRAM Combo Memory MT28C3212P2FL_2.p65 – Rev. 2, Pub. 4/02 Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2002, Micron Technology, Inc.



WRITE CYCLE (S_WE#CONTROL)



WRITE TIMING PARAMETERS

	Vcc = 1.6	Vcc = 1.65V-1.95V		Vcc = 1.80V-2.20V		
SYMBOL	MIN	MAX	MIN MAX		UNITS	
^t WC		100		85	ns	
^t CW		100		85	ns	
^t AW		100		85	ns	
^t LBW, ^t UBW		100		85	ns	
^t AS	0		0		ns	
^t WP	50		50		ns	

	Vcc = 1.65V-1.95V		Vcc = 1.8		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t WR	0		0		ns
tWHZ	0	15	0	15	ns
^t DW	50		50		ns
^t DH	0		0		ns
tOW	0		0		ns



WRITE CYCLE 2 (S_CE1#CONTROL)



WRITE TIMING PARAMETERS

	Vcc = 1.6	Vcc = 1.65V-1.95V		Vcc = 1.80V-2.20V		
SYMBOL	MIN	MAX	MIN MAX		UNITS	
^t WC		100		85	ns	
^t CW		100		85	ns	
^t AW		100		85	ns	
^t LBW, ^t UBW		100		85	ns	
^t AS	0		0		ns	
^t WP	50		50		ns	

	Vcc = 1.65V-1.95V		Vcc = 1.8		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t WR	0		0		ns
tWHZ	0	15	0	15	ns
^t DW	50		50		ns
^t DH	0		0		ns
tow	0		0		ns



66-BALL FBGA



NOTE: 1. All dimensions in millimeters \underline{MAX} or typical where noted.

MIN 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.27mm per side.

DATA SHEET DESIGNATION

This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc.



REVISION HISTORY

 Rev. 2, Pub. 4/02 Updated the chip protection mode and register information. Updated the block locking information. Removed the ^tCBPH parameter. 	4/02
Rev. 2, Pub. 6/01Data sheet designation change (removed "Advance")	
Initial published release, Rev. 1, Advance	