

T.46-23-18

DRAM

1 MEG x 4 DRAM

FAST PAGE MODE

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High-performance, CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL compatible
- 1,024-cycle refresh distributed across 16ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- FAST PAGE MODE access cycle

OPTIONS	MARKING
Timing	
60ns access	-6
70ns access	-7
80ns access	-8
Packages	
Plastic SOJ (300 mil)	DJ
Plastic TSOP (300 mil)*	TĠ
Plastic ZIP (350 mil)	Z
NOTE: Available in die form (comp	aanaial an militamu an mil

NOTE: Available in die form (commercial or military) or military ceramic packages. Please consult factory for die data sheets or refer to Micron's Military Data Book.

- Operating Temperature, T_A Commercial (0°C to +70°C) None Industrial (-40°C to +85°C) IT
- Part Number Example: MT4C4001JDJ-6

GENERAL DESCRIPTION

The MT4C4001J is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ and WRITE cycles are selected with the $\overline{
m WE}$ input. A logic HIGH on $\overline{
m WE}$ dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the fallingedge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin(s), The Qs are activated and retain the selected cell data as long as CAS remains low

_	n SOJ I-2)			20-Pin ZIP (O-1)
DQ1 01 DQ2 02 WE 03 RAS 04 A9 05 A0 09 A1 010 A2 011 A3 012 Vcc 013	26 D Vss 25 D DQ4 24 D DQ3 23 D CAS 22 D OE 18 D A6 17 D A7 16 D A6 15 D A5 14 D A4	20-Pin (R- DQ1 = 1 DQ2 = 2 WE = 3 RAS = 4 A9 = 5		OE 1 2 CAS DQ3 3 2 1 4 DQ4 Vss 5 1 6 DQ1 RAS 9 1 6 10 A9 A0 11 2 12 A1 A2 13 1 1 14 A3 Vcc 15 7 16 A4 A5 17 1 18 A6 A7 19 1 12 20 A8
		A1 = 10 A2 = 11 A3 = 12 Vec = 13	17 🖽 A7 16 🖽 A6 15 🕮 A5 14 🖽 A4	


(regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O, and pin direction is controlled by WE and OE.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobedin by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the "RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS (CBR) or HIDDEN refresh) so that all 1,024 combinations of RAS addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR refresh cycle will invoke the internal refresh counter for automatic RAS addressing.

T-46-23-18

FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



*NOTE: WE LOW prior to CAS LOW, EW detection circuit output is a HIGH (EARLY-WRITE) CAS LOW prior to WE LOW, EW detection circuit output is a LOW (LATE-WRITE)

TRUTH TABLE

						ADDRE	SSES	DATA IN/OUT
FUNCTION		RAS	CAS	WE	ŌĒ	^t R	tC.	DQ1-DQ4
Standby		н	H→X	Х	Х	Х	Х	High-Z
READ		. L	L	Н	L	ROW	COL	Data Out
EARLY-WRITE		L	L	L	Х	ROW	COL	Data In
READ-WRITE	AT .	L	L	H→L	L→H	ROW	COL	Data Out, Data In
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	L	ROW	COL	Data Out
READ	2nd Cycle	L	H→L	Н	Ļ	n/a	COL	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	Х	ROW	COL	Data In
EARLY-WRITE	2nd Cycle	L	H→L	L	X	n/a	COL	Data In
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data Out, Data In
READ-WRITE	2nd Cycle	· L	H→L	H→L	L→H	n/a	COL	Data Out, Data In
RAS-ONLY REFRES	H	L	Н	Х	Х	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	Н	L	ROW	COL	Data Out
REFRESH	WRITE	L→H→L	L	L	Х	ROW	COL	Data In
CAS-BEFORE-RAS	REFRESH	H→L	L	Н	Х	X	X	High-Z



T-46-23-18

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Vss	1V to +7V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Plastic)5	5°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($Vcc = 5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	Vih	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any Input $0V \le V_{IN} \le 6.5V$ (All other pins not under test = $0V$)	lı .	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vout ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS Output High Voltage (lout = -5mA)	Vон	2.4		V	
Output Low Voltage (lout = 4.2mA)	Vol		0.4	V	·

			MAX]	
ANDBY CURRENT: (CMOS) ANDBY CURRENT: (CMOS) AS = CAS = Other Inputs = Vcc -0.2V) ERATING CURRENT: Random READ/WRITE Prage power supply current AS, CAS, Address Cycling: [†] RC = [†] RC (MIN)) ERATING CURRENT: FAST PAGE MODE Prage power supply current AS = VIL, CAS, Address Cycling: [†] PC = [†] PC (MIN))	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = Vcc -0.2V)	lcc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	lcc3	110	100	.90	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _I L, CAS, Address Cycling: [†] PC = [†] PC (MIN))	loc4	80	70	60	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = Vih: ^t RC = ^t RC (MIN))	lcc5	110	100	90	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC (MIN))	Icce	110	100	90	mA	3, 5



T-46-23-18

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	. Cı1		5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C ₁₂		7	pF	2
Input/Output Capacitance: DQ	Сю		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($Vcc = 5V \pm 10\%$)

AC CHARACTERISTICS		-6			-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	¹RWC	145		185		205		ns	
FAST-PAGE-MODE	^t PC	40		40		45	}	ns	
READ or WRITE cycle time							,,		
FAST-PAGE-MODE	^t PRWC	90		95		100		ns	
READ-WRITE cycle time									
Access time from RAS	†RAC		60		70		80	ns	. 14
Access time from CAS	¹CAC		15		20		20	ns	15
Output Enable	^t OE		15		20		20	ns	23
Access time from column address	¹AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40	<u> </u>	45	ns	
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	†RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20		20		ns	ļ
RAS precharge time	tRP	40		50		60		ns	<u> </u>
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		80		ns	
CAS precharge time	^t CPN	10		10		10		ns	16
CAS precharge time (FAST PAGE MODE)	[†] CP	10		10		10	<u> </u>	ns	
RAS to CAS delay time	^t RCD	20	45	20	50	20	60	ns	17
CAS to RAS precharge time	¹ CRP	10		10		10		ns	
Row address setup time	†ASR	0		0		0		ns	
Row address hold time	¹RAH	10		10		10		ns	
RAS to column	†RAD	15	30	15	35	15	40	ns	18
address delay time	.						.l		
Column address setup time	¹ ASC	0	1	0		0		ns .	
Column address hold time	¹ CAH	10		15		15		ns	ļ
Column address hold time	†AR	50		55		60		ns	
(referenced to RAS)									
Column address to	†RAL	30		35		40		ns	
RAS lead time									
Read command setup time	†RCS	0		0		0		ns	
Read command hold time	¹ RCH	0		0		0		ns	19
(referenced to CAS)								<u> </u>	
Read command hold time	tRRH	0		0		0		ns	19
(referenced to RAS)								<u> </u>	
CAS to output in Low-Z	¹CLZ	0		0		0		ns	
Output buffer turn-off delay	¹OFF	0	15	0	20	0	20	ns	20



T-46-23-18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($Vcc = 5V \pm 10\%$)

AC CHARACTERISTICS		-	-6		-7	T	-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command setup time	twcs	0		0	<u> </u>	0	111201	ns	21, 27
Write command hold time	tWCH	10	 	15	 	15	-	ns	21,21
Write command hold time (referenced to RAS)	tWCR	45		55		60		ns	
Write command pulse width	†WP	10	 	15		15		 _	
Write command to RAS lead time	†RWL	15	 	20	 	20		ns	ļ <u></u>
Write command to CAS lead time	tCWL	15	<u> </u>	20	 · · -	20	 	ns	
Data-in setup time	^t DS	0		0	 	0	 	ns	
Data-in hold time	[†] DH	10	 	15	 -	15		ns	22
Data-in hold time (referenced to RAS)	tDHR	45		55		60		ns	22
RAS to WE delay time	^t RWD	85		100	 	110	 	no.	21
Column address to WE delay time	[†] AWD	60		65		70		ns ns	21
CAS to WE delay time	1CMD	45		50	 	50	 		
Transition time (rise or fall)	tT	3	50	3	50	3		ns	21
Refresh period (1,024 cycles)	^t REF		16		16	3	50 16	ns	9, 10
RAS to CAS precharge time	†RPC	0		0	- 10	0	10	ms	
CAS setup time (CAS-BEFORE-RAS refresh)	^t CSR	10		10	-	10		ns ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	¹ CHR	15		15		15	\$*************************************	ns	5
WE hold time (CAS-BEFORE-RAS refresh)	†WRH	10		10	·	10		ns	25, 28
WE setup time (CAS-BEFORE-RAS refresh)	^t WRP	10		10		10		ns	25, 28
WE hold time (WCBR test cycle)	tWTH	10		10		1.0		ns	25, 28
WE setup time (WCBR test cycle)	tWTS	10		10		10		ns	25, 28
OE setup prior to RAS during HIDDEN REFRESH cycle	[†] ORD	0		0	·	0		ns	
Output disable	¹OD		15		20	,	20	ns	27
OE hold time from WE during READ-MODIFY-WRITE cycle	^t OEH	15		20		20		ns	26


NOTES

- All voltages referenced to Vss.
- This parameter is sampled. VCC = $5V \pm 10\%$, f = 1 MHz.
- Icc is dependent on cycle rates.
- 4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the tREF refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5$ ns.
- 9. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between $V{\sc IH}$ and $V{\sc IL}$ (or between $V{\sc IL}$ and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
- 12. If $\overline{CAS} = VIL$, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to 2 TTL gates and 100pF.
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for tCPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
- 18. Operation within the tRAD (MAX) limit ensures that tRAC (MIN) and tCAC (MIN) can be met. TRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.


- 19. Either tRCH or tRRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to Voh or Vol.
- 21. tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters. tWCS applies to EARLY-WRITE cycles. tRWD, tAWD and tCWD apply to READ-MODIFY-WRITE cycles. If tWCS ≥ tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ${}^{t}RWD \ge {}^{t}RWD$ (MIN), ${}^{t}AWD \ge$ ${}^{t}AWD$ (MIN) and ${}^{t}CWD \ge {}^{t}CWD$ (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after CAS goes LOW results in a LATE-WRITE (OE controlled) cycle. tWCS, tRWD, tCWD and tAWD are not applicable in a LATE-WRITE cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. If OE is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, \overline{WE} = LOW and \overline{OE} =
- 25. tWTS and tWTH are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of ^tWRP and ^tWRH in the CBR refresh cycle.
- 26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 27. The DQs open during READ cycles once ^tOD or ^tOFF occur. If CAS goes HIGH first, OE becomes a "don't care." If OE goes HIGH and CAS stays LOW, OE is not a "don't care;" and the DQs will provide the previously read data if $\overline{\text{OE}}$ is taken back LOW (while $\overline{\text{CAS}}$ remains LOW).
- 28. JEDEC test version only.



T-46-23-18 **READ CYCLE**




EARLY-WRITE CYCLE






T-46-23-18

READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE






T-46-23-18

FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)






RAS-ONLY REFRESH CYCLE (ADDR = A0-A9; WE = DON'T CARE)

T-46-23-18




CAS-BEFORE-RAS REFRESH CYCLE

(A0-A9, and $\overline{OE} = DONT CARE$)



HIDDEN REFRESH CYCLE 24

(WE = HIGH; OE = LOW)





4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR (CAS-BEFORE-RAS) REFRESH cycle. The CBR for the 1 Meg specifies the WE pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the WE pin held at a voltage HIGH level.

A CBR cycle with $\overline{\text{WE}}$ LOW will put the 4 Meg into the JEDEC specified test mode (WCBR).


POWER-UP

T-46-23-18

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any eight \overline{RAS} cycles. The 4 Meg POWER-UP is more restrictive in that eight RAS-ONLY or CBR REFRESH (WE held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a RAS-ONLY or a CBR REFRESH cycle (WE held HIGH).

SUMMARY

- 1. The 1 Meg CBR REFRESH allows the $\overline{\text{WE}}$ pin to be "don't care" while the 4 Meg CBR requires $\overline{\overline{\mathrm{WE}}}$ to be HIGH.
- 2. The eight RAS wake-up cycles on the 1 Meg may be any valid RAS cycle while the 4 Meg may only use RAS-ONLY or CBR REFRESH cycles (WE held HIGH).



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR