



MT4C4001J(L)  
1 MEG x 4 DRAM

# DRAM

# 1 MEG x 4 DRAM

STANDARD OR LOW POWER,  
EXTENDED REFRESH

DRAM

## FEATURES

- 1,024-cycle refresh distributed across 16ms (MT4C4001J) or 128ms (MT4C4001J L)
- Industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and BATTERY BACKUP (BBU) (MT4C4001J only)
- FAST-PAGE-MODE access cycle
- Low power, 1mW standby; 275mW active, typical (MT4C4001J L)

## OPTIONS

- Timing
 

60ns access	-6
70ns access	-7
80ns access	-8
- Packages
 


Plastic SOJ (300 mil)	DJ
Plastic TSOP (300 mil)*	TG
Plastic ZIP (400 mil)	Z
- Version
 

1,024-cycle refresh in 16ms	None
1,024-cycle refresh in 128ms	L
- Part Number Example: MT4C4001JDJ-6 L


## MARKING

## PIN ASSIGNMENT (Top View)


### 20-Pin SOJ (DC-1)




### 20-Pin ZIP (DB-2)



### 20-Pin TSOP (DD-1)



### 20-Pin TSOP\* (DD-1)



\*Consult factory on availability of reverse pinout TSOP packages.

## GENERAL DESCRIPTION

The MT4C4001J L is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. READ and WRITE cycles are selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pins, the outputs (Qs) are activated and retain the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a

READ-WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O and pin direction is controlled by WE and OE.

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST-PAGE-MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the




**MT4C4001J(L)**  
**1 MEG x 4 DRAM**

**DRAM**

$\overline{\text{RAS}}$  HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE) or  $\overline{\text{RAS}}$  REFRESH cycle ( $\overline{\text{RAS}}$ -ONLY, CBR, or HIDDEN) so that all 1,024 combinations of  $\overline{\text{RAS}}$  ad-

resses (A0-A9) are executed at least every 16ms for the MT4C4001J and every 128ms for the MT4C4001J L, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic  $\overline{\text{RAS}}$  addressing.

**FUNCTIONAL BLOCK DIAGRAM**  
**FAST-PAGE-MODE**



- \*NOTE:**
1.  $\overline{\text{WE}}$  LOW prior to  $\overline{\text{CAS}}$  LOW, EW detection circuit output is a HIGH (EARLY-WRITE)
  2.  $\overline{\text{CAS}}$  LOW prior to  $\overline{\text{WE}}$  LOW, EW detection circuit output is a LOW (LATE-WRITE)



**MT4C4001J(L)**  
**1 MEG x 4 DRAM**

**DRAM**

**TRUTH TABLE**

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						'R	'C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY-WRITE		L	L	L	X	ROW	COL	Data-In
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS-ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z
BBU REFRESH (MT4C4001J L only)		H→L	L	H	X	X	X	High-Z



MT4C4001J(L)  
1 MEG x 4 DRAM

DRAM

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to V<sub>SS</sub> ..... -1V to +7V  
 Operating Temperature, T<sub>A</sub> (ambient) ..... 0°C to +70°C  
 Storage Temperature (plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 3, 4, 6, 7) (V<sub>CC</sub> = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, all inputs	V <sub>IL</sub>	-1.0	0.8	V	1
<b>INPUT LEAKAGE CURRENT</b> Any input 0V ≤ V <sub>IN</sub> ≤ 6.5V (All other pins not under test = 0V)	I <sub>I</sub>	-2	2	μA	
<b>OUTPUT LEAKAGE CURRENT</b> (Q is disabled; 0V ≤ V <sub>OUT</sub> ≤ 5.5V)	I <sub>OZ</sub>	-10	10	μA	
<b>OUTPUT LEVELS</b> Output High Voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	
Output Low Voltage (I <sub>OUT</sub> = 4.2mA)	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	VERSION	SYMBOL	MAX			UNITS	NOTES
			-6	-7	-8		
<b>STANDBY CURRENT: (TTL)</b> ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ )		I <sub>CC1</sub>	2	2	2	mA	
<b>STANDBY CURRENT: (CMOS)</b> ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$ )	MT4C4001J	I <sub>CC2</sub>	1	1	1	mA	
	MT4C4001J L	I <sub>CC2</sub>	200	200	200	μA	
<b>OPERATING CURRENT: Random READ/WRITE</b> Average power supply current ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Single Address Cycling: $t_{RC} = t_{RC} [MIN]$ )		I <sub>CC3</sub>	110	100	90	μA	3, 4, 30
<b>OPERATING CURRENT: FAST-PAGE-MODE</b> Average power supply current ( $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ , Address Cycling: $t_{PC} = t_{PC} [MIN]$ )		I <sub>CC4</sub>	80	70	60	μA	3, 4, 30
<b>REFRESH CURRENT: <math>\overline{\text{RAS}}</math>-ONLY</b> Average power supply current ( $\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$ : $t_{RC} = t_{RC} [MIN]$ )		I <sub>CC5</sub>	110	100	90	μA	3, 30
<b>REFRESH CURRENT: CBR</b> Average power supply current ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling: $t_{RC} = t_{RC} [MIN]$ )		I <sub>CC6</sub>	110	100	90	μA	3, 5
<b>REFRESH CURRENT: BBU</b> Average power supply current during BBU REFRESH: $\overline{\text{CAS}} = 0.2V$ or CBR cycling; $\overline{\text{RAS}} = t_{RAS} (MIN)$ to 300ns; $\overline{\text{WE}}$ , A0-A9 and $\overline{\text{DIN}} = V_{CC} - 0.2V$ or 0.2V; ( $\overline{\text{DIN}}$ may be left open); $t_{RC} = 125\mu s$ (1,024 rows at 125μs = 128ms)	MT4C4001J L	I <sub>CC7</sub>	300	300	300	μA	3, 5, 7, 28



**MT4C4001J(L)**  
**1 MEG x 4 DRAM**

**CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C <sub>i1</sub>		5	pF	2
Input Capacitance: $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$	C <sub>i2</sub>		7	pF	2
Input/Output Capacitance: DQ	C <sub>i0</sub>		7	pF	2

**DRAM**

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V<sub>CC</sub> = 5V ±10%)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>t</sup> RC	110		130		150		ns	
READ-WRITE cycle time	<sup>t</sup> RWC	150		180		200		ns	
FAST-PAGE-MODE READ or WRITE cycle time	<sup>t</sup> PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	<sup>t</sup> PRWC	85		100		105		ns	
Access time from $\overline{RAS}$	<sup>t</sup> RAC		60		70		80	ns	14
Access time from $\overline{CAS}$	<sup>t</sup> CAC		15		20		20	ns	15
Output Enable	<sup>t</sup> OE		15		20		20	ns	23
Access time from column-address	<sup>t</sup> AA		30		35		40	ns	
Access time from $\overline{CAS}$ precharge	<sup>t</sup> CPA		35		40		45	ns	
$\overline{RAS}$ pulse width	<sup>t</sup> RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{RAS}$ pulse width (FAST-PAGE-MODE)	<sup>t</sup> RASP	60	200,000	70	200,000	80	200,000	ns	
$\overline{RAS}$ hold time	<sup>t</sup> RS <sub>H</sub>	15		20		20		ns	
$\overline{RAS}$ precharge time	<sup>t</sup> RP	40		50		60		ns	
$\overline{CAS}$ pulse width	<sup>t</sup> CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{CAS}$ hold time	<sup>t</sup> CS <sub>H</sub>	60		70		80		ns	
$\overline{CAS}$ precharge time (CBR REFRESH)	<sup>t</sup> CPN	10		10		10		ns	16
$\overline{CAS}$ precharge time (FAST-PAGE-MODE)	<sup>t</sup> CP	10		10		10		ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	<sup>t</sup> RCD	20	45	20	50	20	60	ns	17
$\overline{CAS}$ to $\overline{RAS}$ precharge time	<sup>t</sup> CRP	10		10		10		ns	
Row-address setup time	<sup>t</sup> AS <sub>R</sub>	0		0		0		ns	
Row-address hold time	<sup>t</sup> RA <sub>H</sub>	10		10		10		ns	
$\overline{RAS}$ to column-address delay time	<sup>t</sup> RAD	15	30	15	35	15	40	ns	18
Column-address setup time	<sup>t</sup> AS <sub>C</sub>	0		0		0		ns	
Column-address hold time	<sup>t</sup> CA <sub>H</sub>	10		15		15		ns	
Column-address hold time (referenced to $\overline{RAS}$ )	<sup>t</sup> AR	50		55		60		ns	
Column-address to $\overline{RAS}$ lead time	<sup>t</sup> RAL	30		35		40		ns	
Read command setup time	<sup>t</sup> RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{CAS}$ )	<sup>t</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{RAS}$ )	<sup>t</sup> RRH	0		0		0		ns	19
$\overline{CAS}$ to output in Low-Z	<sup>t</sup> CLZ	0		0		0		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	3	15	3	20	3	20	ns	20, 29



MT4C4001J(L)  
1 MEG x 4 DRAM

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V<sub>cc</sub> = 5V ±10%)

DRAM

AC CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
WE command setup time	t <sup>WCS</sup>	0		0		0		ns	21, 27
Write command hold time	t <sup>WCH</sup>	10		15		15		ns	
Write command hold time (referenced to RAS)	t <sup>WCR</sup>	45		55		60		ns	
Write command pulse width	t <sup>WP</sup>	10		15		15		ns	
Write command to RAS lead time	t <sup>RWL</sup>	15		20		20		ns	
Write command to CAS lead time	t <sup>CWL</sup>	15		20		20		ns	
Data-in setup time	t <sup>DS</sup>	0		0		0		ns	22
Data-in hold time	t <sup>DH</sup>	10		15		15		ns	22
Data-in hold time (referenced to RAS)	t <sup>DHR</sup>	45		55		60		ns	
RAS to WE delay time	t <sup>RWD</sup>	90		100		110		ns	21
Column-address to WE delay time	t <sup>AWD</sup>	55		65		70		ns	21
CAS to WE delay time	t <sup>CWD</sup>	40		50		50		ns	21
Transition time (rise or fall)	t <sup>T</sup>	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles) MT4C4001J / MT4C4001J L	t <sup>REF</sup>		16 / 128		16 / 128		16 / 128	ms	
RAS to CAS precharge time	t <sup>RPC</sup>	0		0		0		ns	
CAS setup time (CBR REFRESH)	t <sup>CSR</sup>	10		10		10		ns	5
CAS hold time (CBR REFRESH)	t <sup>CHR</sup>	10		10		10		ns	5
WE hold time (CBR REFRESH)	t <sup>WRH</sup>	10		10		10		ns	25
WE setup time (CBR REFRESH)	t <sup>WRP</sup>	10		10		10		ns	25
WE hold time (WCBR test cycle)	t <sup>WTH</sup>	10		10		10		ns	25
WE setup time (WCBR test cycle)	t <sup>WTS</sup>	10		10		10		ns	25
OE setup prior to RAS during HIDDEN REFRESH cycle	t <sup>ORD</sup>	0		0		0		ns	
Output disable	t <sup>OD</sup>		15		20		20	ns	27
OE hold time from WE during READ-MODIFY-WRITE cycle	t <sup>OEH</sup>	15		20		20		ns	26


**MICRON**  
SEMICONDUCTOR INC.
**MT4C4001J(L)**  
**1 MEG x 4 DRAM**

## NOTES


1. All voltages referenced to Vss.
2. This parameter is sampled. Vcc = 5V ±10%; f = 1 MHz.
3. Icc is dependent on cycle rates.
4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100µs is required after power-up followed by eight  $\overline{\text{RAS}}$  refresh cycles ( $\overline{\text{RAS}}$ -ONLY or CBR with  $\overline{\text{WE}}$  HIGH) before proper device operation is assured. The eight  $\overline{\text{RAS}}$  cycle wake-ups should be repeated any time the  ${}^t\text{REF}$  refresh requirement is exceeded.
8. AC characteristics assume  ${}^t\text{T} = 5\text{ns}$ .
9.  $V_{\text{IH}}$  (MIN) and  $V_{\text{IL}}$  (MAX) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{\text{IH}}$  and  $V_{\text{IL}}$  (or between  $V_{\text{IL}}$  and  $V_{\text{IH}}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{\text{IH}}$  and  $V_{\text{IL}}$  (or between  $V_{\text{IL}}$  and  $V_{\text{IH}}$ ) in a monotonic manner.
11. If  $\overline{\text{CAS}} = V_{\text{IH}}$ , data output is High-Z.
12. If  $\overline{\text{CAS}} = V_{\text{IL}}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that  ${}^t\text{RCD} < {}^t\text{RCD} (\text{MAX})$ . If  ${}^t\text{RCD}$  is greater than the maximum recommended value shown in this table,  ${}^t\text{RAC}$  will increase by the amount that  ${}^t\text{RCD}$  exceeds the value shown.
15. Assumes that  ${}^t\text{RCD} \geq {}^t\text{RCD} (\text{MAX})$ .
16. If  $\overline{\text{CAS}}$  is LOW at the falling edge of  $\overline{\text{RAS}}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer,  $\overline{\text{CAS}}$  must be pulsed HIGH for  ${}^t\text{CPN}$ .
17. Operation within the  ${}^t\text{RCD} (\text{MAX})$  limit ensures that  ${}^t\text{RAC} (\text{MAX})$  can be met.  ${}^t\text{RCD} (\text{MAX})$  is specified as a reference point only; if  ${}^t\text{RCD}$  is greater than the specified  ${}^t\text{RCD} (\text{MAX})$  limit, then access time is controlled exclusively by  ${}^t\text{CAC}$ .
18. Operation within the  ${}^t\text{RAD} (\text{MAX})$  limit ensures that  ${}^t\text{RAC} (\text{MIN})$  and  ${}^t\text{CAC} (\text{MIN})$  can be met.  ${}^t\text{RAD} (\text{MAX})$  is specified as a reference point only; if  ${}^t\text{RAD}$  is greater than the specified  ${}^t\text{RAD} (\text{MAX})$  limit, then access time is controlled exclusively by  ${}^t\text{AA}$ .
19. Either  ${}^t\text{RCH}$  or  ${}^t\text{RRH}$  must be satisfied for a READ cycle.
20.  ${}^t\text{OFF} (\text{MAX})$  defines the time at which the output achieves the open circuit condition, and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
21.  ${}^t\text{WCS}$ ,  ${}^t\text{RWD}$ ,  ${}^t\text{AWD}$  and  ${}^t\text{CWD}$  are not restrictive operating parameters.  ${}^t\text{WCS}$  applies to EARLY-WRITE cycles.  ${}^t\text{RWD}$ ,  ${}^t\text{AWD}$  and  ${}^t\text{CWD}$  apply to READ-MODIFY-WRITE cycles. If  ${}^t\text{WCS} \geq {}^t\text{WCS} (\text{MIN})$ , the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  ${}^t\text{RWD} \geq {}^t\text{RWD} (\text{MIN})$ ,  ${}^t\text{AWD} \geq {}^t\text{AWD} (\text{MIN})$  and  ${}^t\text{CWD} \geq {}^t\text{CWD} (\text{MIN})$ , the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate.  $\overline{\text{OE}}$  held HIGH and  $\overline{\text{WE}}$  taken LOW after  $\overline{\text{CAS}}$  goes LOW results in a LATE-WRITE ( $\overline{\text{OE}}$ -controlled) cycle.  ${}^t\text{WCS}$ ,  ${}^t\text{RWD}$ ,  ${}^t\text{CWD}$  and  ${}^t\text{AWD}$  are not applicable in a LATE-WRITE cycle.
22. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in EARLY-WRITE cycles and  $\overline{\text{WE}}$  leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If  $\overline{\text{OE}}$  is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{\text{WE}} = \text{LOW}$  and  $\overline{\text{OE}} = \text{HIGH}$ .
25.  ${}^t\text{WTS}$  and  ${}^t\text{WTH}$  are setup and hold specifications for the  $\overline{\text{WE}}$  pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of  ${}^t\text{WRP}$  and  ${}^t\text{WRH}$  in the CBR refresh cycle.
26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both  ${}^t\text{OD}$  and  ${}^t\text{OEH}$  met ( $\overline{\text{OE}}$  HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If  $\overline{\text{OE}}$  is taken back LOW while  $\overline{\text{CAS}}$  remains LOW, the DQs will remain open.
27. The DQs open during READ cycles once  ${}^t\text{OD}$  or  ${}^t\text{OFF}$  occur. If  $\overline{\text{CAS}}$  goes HIGH before  $\overline{\text{OE}}$ , the DQs will open regardless of the state of  $\overline{\text{OE}}$ . If  $\overline{\text{CAS}}$  stays LOW while  $\overline{\text{OE}}$  is brought HIGH, the DQs will open. If  $\overline{\text{OE}}$  is brought back LOW ( $\overline{\text{CAS}}$  still LOW), the DQs will provide the previously read data.
28. BBU current is reduced as  ${}^t\text{RAS}$  is reduced from its maximum specification during the BBU cycle.
29. The 3ns minimum is a parameter guaranteed by design.
30. Column-address changed once while  $\overline{\text{RAS}} = V_{\text{IL}}$  and  $\overline{\text{CAS}} = V_{\text{IH}}$ .

**DRAM**

**READ CYCLE**



**EARLY-WRITE CYCLE**




▨ DON'T CARE  
▩ UNDEFINED


**DRAM**



**READ-WRITE CYCLE**  
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




**FAST-PAGE-MODE READ CYCLE**




▨ DON'T CARE  
▩ UNDEFINED

**DRAM**

**FAST-PAGE-MODE EARLY-WRITE CYCLE**



**FAST-PAGE-MODE READ-WRITE CYCLE  
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**




▨ DONT CARE  
▩ UNDEFINED

\*tPC is for LATE-WRITE only.


DRAM

**FAST-PAGE-MODE READ-EARLY-WRITE CYCLE**  
(Pseudo READ-MODIFY-WRITE)




**NOTE:** 1. Do not drive data prior to tristate:  $t_{CPP}(\text{MIN})$  or  $t_{CP}$  (whichever is greater) +  $t_{DS}(\text{MIN})$  + any guardband between data-out and driving the bus with the new data-in.


**RAS-ONLY REFRESH CYCLE**  
(ADDR = A0-A9;  $\overline{WE}$  = DON'T CARE)



**CBR REFRESH CYCLE**  
(A0-A9 and OE = DON'T CARE)



**BBU REFRESH CYCLE (MT4C4001J L only)**  
(A0-A9 and OE = DON'T CARE)




▨ DON'T CARE  
▩ UNDEFINED

DRAM

**MICRON** MT4C4001J(L)  
1 MEG x 4 DRAM

DRAM

**HIDDEN REFRESH CYCLE<sup>24</sup>**  
( $\overline{WE}$  = HIGH;  $\overline{OE}$  = LOW)



- DON'T CARE
- UNDEFINED



MT4C4001J(L)  
1 MEG x 4 DRAM

DRAM

### 4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

#### REFRESH

The most commonly used refresh cycle of the 1 Meg is the CBR REFRESH cycle. The CBR for the 1 Meg specifies the  $\overline{WE}$  pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the  $\overline{WE}$  pin held at a voltage HIGH level.


A CBR cycle with  $\overline{WE}$  LOW will put the 4 Meg into the JEDEC-specified test mode (WCBR).

#### POWER-UP

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100 $\mu$ s delay followed by any eight  $\overline{RAS}$  cycles. The 4 Meg POWER-UP is more restrictive in that eight  $\overline{RAS}$ -ONLY REFRESH or CBR REFRESH ( $\overline{WE}$  held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a  $\overline{RAS}$ -ONLY REFRESH cycle or a CBR REFRESH cycle ( $\overline{WE}$  held HIGH).

#### SUMMARY

1. The 1 Meg CBR REFRESH allows the  $\overline{WE}$  pin to be "don't care" while the 4 Meg CBR requires  $\overline{WE}$  to be HIGH.
2. The eight  $\overline{RAS}$  wake-up cycles on the 1 Meg may be any valid  $\overline{RAS}$  cycle while the 4 Meg may only use  $\overline{RAS}$ -ONLY or CBR REFRESH cycles ( $\overline{WE}$  held HIGH).



### COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR