

8Mb ZBT® SRAM

MT55L512L18P, MT55L512V18P, MT55L256L32P, MT55L256V32P, MT55L256L36P, MT55L256V36P

3.3V VDD, 3.3V or 2.5V I/O

FEATURES

- High frequency and 100 percent bus utilization
- Fast cycle times: 6ns, 7.5ns and 10ns
- Single +3.3V ±5% power supply (VDD)
- Separate +3.3V or +2.5V isolated output buffer supply (VDDQ)
- Advanced control logic for minimum control signal interface
- Individual BYTE WRITE controls may be tied LOW
- Single R/W# (read/write) control pin
- CKE# pin to enable clock and suspend operations
- Three chip enables for simple depth expansion
- Clock-controlled and registered addresses, data I/Os and control signals
- Internally self-timed, fully coherent WRITE
- Internally self-timed, registered outputs to eliminate the need to control OE#
- SNOOZE MODE for reduced-power standby
- Common data inputs and data outputs
- Linear or Interleaved Burst Modes
- Burst feature (optional)
- Pin/function compatibility with 2Mb, 4Mb, and 18Mb ZBT SRAM


MARKING

- Automatic power-down
- 100-pin TQFP package
- 165-pin FBGA package

OPTIONS

OPTIONS	IVIANNING
• Timing (Access/Cycle/MHz)	
3.5ns/6ns/166 MHz	-6
4.2ns/7.5ns/133 MHz	-7.5
5ns/10ns/100 MHz	-10
 Configurations 	
3.3V I/O	
512K x 18	MT55L512L18P
256K x 32	MT55L256L32P
256K x 36	MT55L256L36P
2.5V I/O	
512K x 18	MT55L512V18P
256K x 32	MT55L256V32P
256K x 36	MT55L256V36P
 Package 	
100-pin TQFP	Т
165-pin, 13mm x 15mm FBGA	F*
• Operating Temperature Range	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)**	IT

Part Number Example: MT55L256L32PT-7.5



100-Pin TQFP¹

* A Part Marking Guide for the FBGA devices can be found on Micron's Web site—http://www.micron.com/support/index.html.

** Industrial temperature range offered in specific speed grades and configurations. Contact factory for more information.


GENERAL DESCRIPTION

The Micron[®] Zero Bus Turnaround[™] (ZBT[®]) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.

Micron's 8Mb ZBT SRAMs integrate a 512K x 18, 256K x 32, or 256K x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent bus utilization, eliminating any turnaround cycles for READ to WRITE, or WRITE to READ, transitions. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, chip enable (CE#), two additional chip enables for easy depth expansion (CE2, CE2#), cycle start input



FUNCTIONAL BLOCK DIAGRAM 512K x 18



NOTE: Functional block diagrams illustrate simplified device operation. See truth table, pin descriptions, and timing diagrams for detailed information.

8Mb: 512K x 18, 256K x 32/36 Pipelined ZBT SRAM MT55L512L18P_C.p65 – Rev. 2/02



GENERAL DESCRIPTION (continued)

(ADV/LD#), synchronous clock enable (CKE#), byte write enables (BWa#, BWb#, BWc#, and BWd#), and read/write (R/W#).

Asynchronous inputs include the output enable (OE#, which may be tied LOW for control signal minimization), clock (CLK), and snooze enable (ZZ, which may be tied LOW if unused). There is also a burst mode pin (MODE) that selects between interleaved and linear burst modes. MODE may be tied HIGH, LOW, or left unconnected if burst is unused. The data-out (Q), enabled by OE#, is registered by the rising edge of CLK. WRITE cycles can be from one to four bytes wide as controlled by the write control inputs.

All READ, WRITE, and DESELECT cycles are initiated by the ADV/LD# input. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV/LD#). Use of burst mode is optional. It is allowable to give an address for each individual READ and WRITE cycle. BURST cycles wrap around after the fourth access from a base address. To allow for continuous, 100 percent use of the data bus, the pipelined ZBT SRAM uses a LATE LATE WRITE cycle. For example, if a WRITE cycle begins in clock cycle one, the address is present on rising edge one. BYTE WRITEs need to be asserted on the same cycle as the address. The data associated with the address is required two cycles later, or on the rising edge of clock cycle three.

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. During a BYTE WRITE cycle, BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; and BWd# controls DQd pins. Cycle types can only be defined when an address is loaded, i.e., when ADV/LD# is LOW. Parity/ECC bits are only available on the x36 version.

Micron's 8Mb ZBT SRAMs operate from a +3.3V VDD power supply, and all inputs and outputs are LVTTLcompatible. Users can choose either a 2.5V or 3.3V I/O version. The device is ideally suited for systems requiring high bandwidth and zero bus turnaround delays.

Please refer to Micron's Web site (<u>www.micron.com/</u> <u>sramds</u>) for the latest data sheet.




TQFP PIN ASSIGNMENT TABLE

PIN #	x18	x32	x36	F	PIN #	x18	x32	x36	PIN #	x18	x32	x36	PIN #	x18	x32	x36
1	NC	NF	DQPc		26		Vss		51	NC	NF	DQPa	76		Vss	
2	NC	DQc	DQc		27		VddQ		52	NC	DQa	DQa	77	VddQ		
3	NC	DQc	DQc		28	NC	DQd	DQd	53	NC	DQa	DQa	78	NC	DQb	DQb
4		VddQ			29	NC	DQd	DQd	54		VddQ		79	NC	DQb	DQb
5		Vss			30	NC	NF	DQPd	55		Vss		80	SA	NF	DQPb
6	NC	DQc	DQc		31	M	DDE (LBO	O#)	56	NC	DQa	DQa	81		SA	
7	NC	DQc	DQc		32		SA		57	NC	DQa	DQa	82		SA	
8	DQb	DQc	DQc		33		SA		58		DQa		83		SA	
9	DQb	DQc	DQc		34		SA		59		DQa		84		NF ²	
10		Vss			35		SA		60		Vss		85		ADV/LD	
11		VddQ			36		SA1		61		VddQ		86	OE# (G#))
12	DQb	DQc	DQc		37		SA0		62		DQa		87	CKE#		
13	DQb	DQc	DQc		38		DNU		63		DQa		88	R/W#		
14		Vdd			39		DNU		64		ZZ		89		CLK	
15		Vdd			40		Vss		65	Vdd		90		Vss		
16		V _{DD} 1			41		Vdd		66		V _{DD} 1		91		Vdd	
17		Vss			42		DNU		67		Vss		92		CE2#	
18	DQb	DQd	DQd		43		DNU		68	DQa	DQb	DQb	93		BWa#	
19	DQb	DQd	DQd		44		SA		69	DQa	DQb	DQb	94		BWb#	
20		VddQ			45		SA		70		VddQ		95	NC	BWc#	
21		Vss			46		SA		71		Vss		96	NC BWd# BWd		BWd#
22	DQb	DQd	DQd		47		SA		72	DQa	DQb	DQb	97	CE2		
23	DQb	DQd	DQd		48		SA		73	DQa	DQb	DQb	98	CE#		
24	DQb	DQd	DQd	L	49		SA		74	DQa	DQb	DQb	99	SA		
25	NC	DQd	DQd		50		SA		75	NC	DQb	DQb	100		SA	

NOTE: 1. Pins 16 and 66 do not have to be connected directly to VDD if the input voltage is ≥ VIH.
2. Pin 84 is reserved for expansion to 18Mb device.



PIN ASSIGNMENT (TOP VIEW) 100-PIN TQFP



NOTE: 1. Pins 16 and 66 do not have to be connected directly to VDD if the input voltage is \geq VIH.

- 2. Pin 84 is reserved for expansion to 18Mb device.
- 3. NF for x32 version, DQPx for x36 version.



TQFP PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
37 36 32-35, 44-50, 80-83, 99, 100	37 36 32-35, 44-50, 81-83, 99, 100	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. Pin 84 is reserved as an address bit for higher-density 18Mb ZBT SRAMs. SA0 and SA1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
93 94 - -	93 94 95 96	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWs are associated with addresses and apply to subsequent data. BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; BWd# controls DQd pins.
89	89	CLK	Input	Clock: This signal registers the address, data, chip enables, byte write enables, and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	98	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# is LOW).
92	92	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# is LOW). This input can be used for memory depth expansion.
97	97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# is LOW). This input can be used for memory depth expansion.
86	86	OE# (G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. G# is the JEDEC- standard term for OE#.
85	85	ADV/LD#	Input	Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD# is HIGH, R/W# is ignored. A LOW on ADV/LD# clocks a new address at the CLK rising edge.
87	87	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propagate throughout the device. When CKE# is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.
64	64	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.

(continued on next page)



TQFP PIN DESCRIPTIONS (CONTINUED)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
88	88	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITES. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus-width WRITEs occur if all byte write enables are LOW.
31	31	MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this pin selects linear burst. NC or HIGH on this pin selects interleaved burst. Do not alter input state while device is operating. LBO# is the JEDEC-standard term for MODE.
(a) 58, 59, 62, 63, 68, 69, 72-74 (b) 8, 9, 12, 13, 18, 19, 22-24	 (a) 52, 53, 56-59, 62, 63 (b) 68, 69, 72-75, 78, 79 (c) 2, 3, 6-9, 12, 13 (d) 18, 19, 22-25, 28, 29 	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: Byte "a" is associated with DQa pins; Byte "b" is associated with DQb pins; Byte "c" is associated with DQc pins; Byte "d" is associated with DQd pins. Input data must meet setup and hold times around the rising edge of CLK.
n/a	51 80 1 30	NF/DQPa NF/DQPb NF/DQPc NF/DQPd	I/O	No Function/Data Bits: On the x32 version, these pins are No Function (NF) and can be left floating or connected to GND to minimize thermal impedance. On the x36 version, these bits are DQPs.
14, 15, 16, 41, 65, 66, 91	14, 15, 16, 41, 65, 66, 91	Vdd	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
4, 11, 20, 27, 54, 61, 70, 77	4, 11, 20, 27, 54, 61, 70, 77	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground: GND.
1-3, 6, 7, 25, 28-30, 51-53, 56, 57, 75, 78, 79, 95, 96	n/a	NC	-	No Connect: These pins can be left floating or connected to GND to minimize thermal impedance.
38, 39, 42, 43	38, 39, 42, 43	DNU	-	Do Not Use: These signals may either be unconnected or wired to GND to minimize thermal impedance.
84	84	NF	_	No Function: This pin is internally connected to the die and will have the capacitance of an input pin. It is allowable to leave this pin unconnected or driven by signals. Pin 84 is reserved as an address pin for the 18Mb ZBT SRAM.



PIN LAYOUT (TOP VIEW) 165-PIN FBGA

	X18								X32/X36												
12	3	4	5	6	7	8	9	10	11		1	2	3	4	5	6	7	8	9	10	11
ੁੁ	\bigcirc	A A	ੁ	\bigcirc																	
NC SA	CE#	BWb#	NC	CE2#	CKE#	ADV/L D#	SA	SA	SA	в в	NC	SA	CE#	BWc#	BWb#	CE2#	CKE#	ADV/LD	¥ SA	SA	NC
NC SA	CE2	NC	BWa#	CLK	R/W#	OE# (G#)	NC	SA	NC	c c	NC	SA	CE2	BWd#	BWa#	CLK	R/W#	OE# (G#)	NC	SA	NC
NC NC	VddQ	Vss	Vss	Vss	Vss	Vss	VddQ	NC	NF/DQPa	D D	NF/DQPc	NC	VddQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	NF/DQP
NC DQb	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQa		DQc	DQc	VddQ	Vdd	Vss	Vss	Vss	Vdd	VDDQ	DQb	DQb
NC DQb	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQa	E E	DQc	DQc	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQb	DQb
NC DQb	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQa	F F	DQc	DQc	VddQ	Vdd	Vss	Vss	Vss	Vdd	VDDQ	DQb	DQb
	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQa	G G	DQc	\bigcirc	VDDQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQb	DQb
ÓÔ	Ó	\bigcirc	\bigcirc	()	\bigcirc	\bigcirc	\bigcirc	\bigcirc	(н н	\bigcirc	DQc	\bigcirc								
VDD VDD	NC	Vdd	Vss	Vss	Vss	Vdd	NC	NC	ZZ	l I	VDD	VDD	NC	VDD	Vss	Vss	Vss	Vdd	NC	NC	ZZ
DQb NC	VddQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	DQa	NC	к к	DQd	DQd	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	DQa
DQb NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	NC	ιι	DQd	DQd	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	DQa
DQb NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	NC	_	DQd	DQd	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	DQa
DQb NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	NC	M M	DQd	DQd	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQa	DQa
NF/DQPb NC	VddQ	Vss	NC	NC	Vdd	Vss	VddQ	NC	NC	N N	NF/DQPd	NC	VddQ	Vss	NC	NC	Vdd	Vss	VDDQ	NC	NF/DQP
	SA	SA	DNU	SA1	DNU	SA	SA	SA	NC	P P	NC	NC	SA	SA	DNU	SA1	DNU	SA	SA	SA	NC
MODE NC (LBO#)	SA	SA	DNU	SA0	DNU	SA	SA	SA	SA	R R	MODE	NC	SA	SA	DNU	SA1	DNU	SA	SA	SA	SA
(LBU#)											(LBO#)										
			т	OP VIEV	N										т	OP VIE\	N				

*No Function (NF) is used on the x32 version. Parity (DQPx) is used on the x36 version. **NOTE:** Pin 9B reserved for address pin expansion; 18Mb.



FBGA PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
6R 6P 2A, 9A, 10A, 11A, 2B, 10B, 3P, 4P, 8P, 9P, 10P, 3R, 4R, 8R, 9R, 10R, 11R	6R 6P 2A, 9A, 10A, 2B, 10B, 3P, 4P, 8P, 9P, 10P, 3R, 4R, 8R, 9R, 10R, 11R	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
5B 4A - -	5B 5A 4A 4B	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. For the x18 version, BWa# controls DQa's and DQPa; BWb# controls DQb's and DQPb. For the x32 and x36 versions, BWa# controls DQa's and DQPa; BWb# controls DQb's and DQPb; BWc# controls DQc's and DQPc; BWd# controls DQd's and DQPd. Parity is only available on the x18 and x36 versions.
7A	7A	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propogate throughout the device. When CKE# is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet the setup and hold times around the rising edge of CLK.
78	7B	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITES. READ cycles may not be converted into WRITES (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations to meet the setup and hold times around the rising edge of CLK. Full bus-width WRITEs occur if all byte write enables are LOW.
6B	6B	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
3A	3A	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device. CE# is sampled only when a new external address is loaded.
6A	6A	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
11H	11H	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.
3B	3B	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.

(continued on next page)



FBGA PIN DESCRIPTIONS (CONTINUED)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION					
8B	8B	OE# (G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.					
8A	8A	ADV/LD#	Input	Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD# is HIGH, R/W# is ignored. A LOW on ADV/LD# clocks a new address at the CLK rising edge.					
1R	1R	MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this input selects "linear burst." NC or HIGH on this input selects "interleaved burst." Do not alter input state while device is operating.					
11E, 11F, 11G		DQa	Input/ Output	SRAM Data I/Os: For the x18 version, Byte "a" is associated with DQa's; Byte "b" is associated with DQb's. For the x32 and x36 versions, Byte "a" is associated with DQa's; Byte "b" is associated					
(b) 2D, 2E, 2F, 2G, 1J, 1K, 1L, 1M	10F, 10G, 11D, 11E, 11F, 11G	DQb		with DQb's; Byte "c" is associated with DQc's; Byte "d" is associated with DQc's; Byte "d" is associated with DQd's. Input data must meet setup and hold times around t rising edge of CLK.					
	(c) 1D, 1E, 1F, 1G, 2D, 2E, 2F, 2G,	DQc							
	(d) 1J, 1K, 1L, 1M, 2J, 2K, 2L, 2M	DQd							
11C 1N - -	11N 11C 1C 1N	NF/DQPa NF/DQPb NF/DQPc NF/DQPd	NF/ I/O	No Function/Parity Data I/Os: On the x32 version, these are No Function(NF). On the x18 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb. On the x36 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb; Byte "c" parity is DQPc; Byte "d" parity is DQPd.					
1H, 2H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 7N, 8D, 8E, 8F, 8G,8H, 8J,	4J, 4K, 4L, 4M, 7N, 8D, 8E, 8F, 8G,8H, 8J,	Vdd	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.					
8K, 8L, 8M 3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	8K, 8L, 8M 3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.					

(continued on next page)



FBGA PIN DESCRIPTIONS (CONTINUED)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
5D, 5E, 5F, 5G, 5H, 5J, 5K, 5L,	5H, 5J, 5K, 5L, 5M, 6C, 6D, 6E, 6F, 6G, 6H, 6J, 6K, 6L, 6M, 7C, 7D, 7E, 7F, 7G, 7H, 7J, 7K,		Supply	Ground: GND.
5P, 7P, 5R, 7R	5P, 7P, 5R, 7R	DNU	-	Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation.
1P, 2C, 2J, 2K, 2L, 2M, 2N, 2P, 2R, 3H, 4B,	2C, 2N, 2P, 2R, 3H, 5N, 6N, 9B, 9H, 10C, 10H, 10N, 11A, 11B, 11P	NC	_	No Connect: These signals are not internally connected and may be connected to ground to improve package heat dissipation. Pin 9B is reserved for address pin expansion; 16MB.
		NF	_	No Function: These pins are internally connected to the die and have the capacitance of an input pin. It is allowable to leave these pins unconnected or driven by signals.



INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

LINEAR BURST ADDRESS TABLE (MODE = LOW)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x18)

FUNCTION	R/W#	BWa#	BWb#
READ	Н	Х	Х
WRITE Byte "a"	L	L	Н
WRITE Byte "b"	L	Н	L
WRITE All Bytes	L	L	L
WRITE ABORT/NOP	L	Н	Н

NOTE: Using R/W# and byte write(s), any one or more bytes may be written.

PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x32/x36)


FUNCTION	R/W#	BWa#	BWb#	BWc#	BWd#
READ	н	Х	Х	Х	Х
WRITE Byte "a"	L	L	Н	Н	Н
WRITE Byte "b"	L	н	L	н	н
WRITE Byte "c"	L	н	н	L	н
WRITE Byte "d"	L	Н	н	н	L
WRITE All Bytes	L	L	L	L	L
WRITE ABORT/NOP	L	Н	Н	Н	Н

NOTE: Using R/W# and byte write(s), any one or more bytes may be written.

8Mb: 512K x 18, 256K x 32/36 Pipelined ZBT SRAM MT55L512L18P_C.p65 – Rev. 2/02



STATE DIAGRAM FOR ZBT SRAM



KEY:	COMMAND	OPERATION
	DS	DESELECT
	READ	New READ
	WRITE	New WRITE
	BURST	BURST READ,
		BURST WRITE, or
		CONTINUE DESELECT

- **NOTE:** 1. A STALL or IGNORE CLOCK EDGE cycle is not shown in the above diagram. This is because CKE# HIGH only blocks the clock (CLK) input and does not change the state of the device.
 - 2. States change on the rising edge of the clock (CLK).



TRUTH TABLE

(Notes 5-10)

	ADDRESS					ADV/							
OPERATION	USED	CE#	CE2#	CE2	ZZ	LD#	R/W#	BWx	OE#	CKE#	CLK	DQ	NOTES
DESELECT Cycle	None	Н	Х	Х	L	L	Х	Х	X	L	L-H	High-Z	
DESELECT Cycle	None	Х	н	Х	L	L	X	Х	X	L	L-H	High-Z	
DESELECT Cycle	None	Х	X	L	L	L	Х	Х	X	L	L-H	High-Z	
CONTINUE DESELECT Cycle	None	Х	X	Х	L	Н	Х	Х	X	L	L-H	High-Z	1
READ Cycle (Begin Burst)	External	L	L	Н	L	L	Н	Х	L	L	L-H	Q	
READ Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	X	Х	L	L	L-H	Q	1, 11
NOP/DUMMY READ (Begin Burst)	External	L	L	Н	L	L	Н	Х	Н	L	L-H	High-Z	2
DUMMY READ (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L-H	High-Z	1, 2, 11
WRITE Cycle (Begin Burst)	External	L	L	Н	L	L	L	L	X	L	L-H	D	3
WRITE Cycle (Continue Burst)	Next	Х	Х	х	L	Н	X	L	Х	L	L-H	D	1, 3, 11
NOP/WRITE ABORT (Begin Burst)	None	L	L	Н	L	L	L	Н	Х	L	L-H	High-Z	2, 3
WRITE ABORT (Continue Burst)	Next	Х	Х	х	L	Н	X	Н	Х	L	L-H	High-Z	1, 2, 3, 11
IGNORE CLOCK EDGE (Stall)	Current	Х	Х	Х	L	Х	X	Х	Х	Н	L-H	-	4
SNOOZE MODE	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z	

NOTE: 1. CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chosen in the initial BEGIN BURST cycle. A CONTINUE DESELECT cycle can only be entered if a DESELECT cycle is executed first.

2. DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation. A WRITE ABORT means a WRITE command is given, but no operation is performed.

- 3. OE# may be wired LOW to minimize the number of control signals to the SRAM. The device will automatically turn off the output drivers during a WRITE cycle. OE# may be used when the bus turn-on and turn-off times do not meet an application's requirements.
- 4. If an IGNORE CLOCK EDGE command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the IGNORE CLOCK EDGE cycle.
- 5. X means "Don't Care." H means logic HIGH. L means logic LOW. BWx = H means all byte write signals (BWa#, BWb#, BWc# and BWd#) are HIGH. BWx = L means one or more byte write signals are LOW.
- 6. BWa# enables WRITEs to Byte "a" (DQa pins); BWb# enables WRITEs to Byte "b" (DQb pins); BWc# enables WRITEs to Byte "c" (DQc pins); BWd# enables WRITEs to Byte "d" (DQd pins).
- 7. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.

8. Wait states are inserted by setting CKE# HIGH.

- 9. This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.
- 10. The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth burst cycle.
- 11. The address counter is incremented for all CONTINUE BURST cycles.



ABSOLUTE MAXIMUM RATINGS*

Voltage on VDD Supply Relative to Vss0.5V to +4.6V
Voltage on VDDQ Supply
Relative to Vss
VIN $-0.5V$ to VDDQ + 0.5V
Storage Temperature (plastic)55°C to +150°C
Storage Temperature (FBGA)55°C to +125°C
Junction Temperature** +150°C
Short Circuit Output Current 100mA

8Mb: 512K x 18, 256K x 32/36 PIPELINED ZBT SRAM

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Junction temperature depends upon package type, cycle time, loading, ambient temperature, and airflow. See Micron Technical Note TN-05-14 for more information.

3.3V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(0°C \leq T_A \leq +70°C; VDD, VDDQ = +3.3V ±0.165V unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	МАХ	UNITS	NOTES
Input High (Logic 1) Voltage		Viн	2.0	VDD + 0.3	V	1, 2
Input High (Logic 1) Voltage	DQ pins	Viн	2.0	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILi	-1.0	1.0	μA	3
Output Leakage Current	$\begin{array}{l} \text{Output(s) disabled,} \\ \text{OV} \leq V_{\text{IN}} \leq V_{\text{DD}} \end{array}$	ILo	-1.0	1.0	μA	
Output High Voltage	Іон = - 4.0m A	Vон	2.4	-	V	1, 4
Output Low Voltage	Iol = 8.0mA	Vol	_	0.4	V	1, 4
Supply Voltage		Vdd	3.135	3.465	V	1
Isolated Output Buffer Supply		VddQ	3.135	Vdd	V	1, 5

NOTE: 1. All voltages referenced to Vss (GND).

- 2. Overshoot: $V_{H} \le +4.6V$ for $t \le {}^{t}KHKH/2$ for $l \le 20mA$
- Undershoot: $V_{IL} \ge -0.7V$ for $t \le {}^{t}KHKH/2$ for $I \le 20mA$
- Power-up: $V_{\text{IH}} \le +3.465V \text{ and } V_{\text{DD}} \le +3.135V \text{ for } t \le 200 \text{ms}$
- 3. MODE pin has an internal pull-up, and input leakage = $\pm 10\mu$ A.
- 4. The load used for VOH, VOL testing is shown in Figure 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 5. VDDQ should never exceed VDD. VDD and VDDQ can be externally wired together to the same power supply.



2.5V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le +70^{\circ}C; V_{DD} = +3.3V \pm 0.165V; V_{DD}Q = +2.5V +0.4V/-0.125V unless otherwise noted)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	ViнQ	1.7	VddQ + 0.3	V	1, 2
	Inputs	Viн	1.7	Vdd + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILi	-1.0	1.0	μA	3
Output Leakage Current	Output(s) disabled,	ILo	-1.0	1.0	μA	
	$0V \le V_{IN} \le V_{DD}Q$ (DQx)					
Output High Voltage	Іон = -2.0mA	Vон	1.7	-	V	1
	Іон = -1.0mA	Vон	2.0	-	V	1
Output Low Voltage	IoL = 2.0mA	Vol	_	0.7	V	1
	IoL = 1.0mA	Vol	_	0.4	V	1
Supply Voltage		Vdd	3.135	3.465	V	1
Isolated Output Buffer Supply		VddQ	2.375	2.9	V	1

TQFP CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	T _A = +25°C; f = 1 MHz	Cı	3	4	pF	4
Input/Output Capacitance (DQ)	VDD = +3.3V	Co	4	5	pF	4
Address Capacitance		CA	3	3.5	pF	4
Clock Capacitance		Сск	3	3.5	pF	4

FBGA CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	ТҮР	MAX	UNITS	NOTES
Address/Control Input Capacitance		С	2.5	3.5	рF	4, 5
Output Capacitance (Q)	T _A = 25°C; f = 1 MHz	Co	4	5	рF	4, 5
Clock Capacitance		Сск	2.5	3.5	рF	4, 5

NOTE: 1. All voltages referenced to Vss (GND).

3. MODE pin has an internal pull-up, and input leakage = $\pm 10\mu$ A.

4. This parameter is sampled.

5. Preliminary package data.



IDD OPERATING CONDITIONS AND MAXIMUM LIMITS

(Note 1) (0°C \leq T $_{A}$ \leq +70°C; Vdd = +3.3V ±0.165V unless otherwise noted)

					MAX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-6	-7.5	-10	UNITS	NOTES
Power Supply Current: Operatin	Device selected; All inputs \leq VIL g or \geq VIH; Cycle time \geq ^t KC (MIN); VDD = MAX; Outputs open	ldd	200	500	400	300	m A	2, 3, 4
Power Supply Current: Idle	$\begin{array}{l} \mbox{Device selected; Vdd} = MAX; \\ CKE\# \geq V_{IH}; \\ \mbox{All inputs} \leq Vss + 0.2 \mbox{ or } \geq Vdd - 0.2; \\ Cycle time \geq {}^t KC \mbox{ (MIN)} \end{array}$	Idd1	10	25	25	20	mA	2, 3, 4
CMOS Standby	Device deselected; $V_{DD} = MAX$; All inputs $\leq V_{SS} + 0.2$ or $\geq V_{DD} - 0.2$; All inputs static; CLK frequency = 0	Isb2	0.5	10	10	10	mA	3, 4
TTL Standby	Device deselected; VDD = MAX; All inputs ≤ VIL or ≥ VIH; All inputs static; CLK frequency = 0	Isb3	6	25	25	25	mA	3, 4
Clock Running	$ \begin{array}{l} \mbox{Device deselected; V_{DD} = MAX;} \\ \mbox{ADV/LD\#} \geq V_{IH}; \mbox{ All inputs} \leq V_{SS} + 0.2 \\ \mbox{or} \geq V_{DD} - 0.2; \mbox{ Cycle time} \geq {}^t \mbox{KC (MIN)} \end{array} $	Isb4	45	120	75	60	mA	3, 4
Snooze Mode	ZZ ≥ Viн	Isb2z	0.5	10	10	10	mA	4

TQFP THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	θ _{JA}	40	°C/W	5
Thermal Resistance (Junction to Top of Case)	impedance, per EIA/JESD51.	θ _{JC}	8	°C/W	5

NOTE: 1. $VDDQ = +3.3V \pm 0.165V$ for 3.3V I/O configuration; VDDQ = +2.5V + 0.4V/-0.125V for 2.5V I/O

configuration.

2. IDD is specified with no output current and increases with faster cycle times. IDDQ increases with faster cycle times and greater output loading.

3. "Device deselected" means device is in a deselected cycle as defined in the truth table. "Device selected" means device is active (not in deselected mode).

4. Typical values are measured at +3.3V, +25°C and 10ns cycle time.

5. This parameter is sampled.



FBGA THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Junction to Ambient (Airflow of 1m/s)	Test conditions follow standard test methods and procedures for measuring thermal	θ _{JA}	40	°C/W	1, 11
Junction to Case (Top)	impedance, per EIA/JESD51.	θ _{JC}	9	°C/W	1, 11
Junction to Pins (Bottom)		θ _{JB}	17	°C/W	1, 11

AC ELECTRICAL CHARACTERISTICS

(Notes 2, 3, 4) (0°C \leq T_{Δ} \leq +70°C; V_{DD} = +3.3V ±0.165V unless otherwise noted)

		-	6	-7	.5	-1	10		
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock	·								
Clock cycle time	^t КНКН	6.0		7.5		10		ns	
Clock frequency	^f KF		166		133		100	MHz	
Clock HIGH time	^t KHKL	1.7		2.0		3.2		ns	5
Clock LOW time	^t KLKH	1.7		2.0		3.2		ns	5
Output Times	·								
Clock to output valid	^t KHQV		3.5		4.2		5.0	ns	
Clock to output invalid	^t KHQX	1.5		1.5		1.5		ns	6
Clock to output in Low-Z	^t KHQX1	1.5		1.5		1.5		ns	6, 7, 8, 9
Clock to output in High-Z	tKHQZ	1.5	3.5	1.5	3.5	1.5	3.5	ns	6, 7, 8, 9
OE# to output valid	tGLQV		3.5		4.2		5.0	ns	2
OE# to output in Low-Z	^t GLQX	0		0		0		ns	6, 7, 8, 9
OE# to output in High-Z	tGHQZ		3.5		4.2		5.0	ns	6, 7, 8, 9
Setup Times									
Address	^t AVKH	1.5		1.7		2.0		ns	10
Clock enable (CKE#)	^t EVKH	1.5		1.7		2.0		ns	10
Control signals	^t CVKH	1.5		1.7		2.0		ns	10
Data-in	^t DVKH	1.5		1.7		2.0		ns	10
Hold Times	·								
Address	^t KHAX	0.5		0.5		0.5		ns	10
Clock enable (CKE#)	^t KHEX	0.5		0.5		0.5		ns	10
Control signals	^t KHCX	0.5		0.5		0.5		ns	10
Data-in	^t KHDX	0.5		0.5		0.5		ns	10

NOTE: 1. This parameter is sampled.

2. OE# can be considered a "Don't Care" during WRITEs; however, controlling OE# can help fine-tune a system for turnaround timing.

3. Test conditions as specified with output loading as shown in Figure 1 for 3.3V I/O (VDDQ = +3.3V ±0.165V) and Figure 3 for 2.5V I/O (VDDQ = +2.5V +0.4V/-0.125V).

4. A WRITE cycle is defined by R/W# LOW having been registered into the device at ADV/LD# LOW. A READ cycle is defined by R/W# HIGH with ADV/LD# LOW. Both cases must meet setup and hold times.

5. Measured as HIGH above $V{\scriptstyle IH}$ and LOW below $V{\scriptstyle IL}.$

6. Refer to Technical Note TN-55-01, "Designing with ZBT SRAMs," for a more thorough discussion on these parameters.

7. This parameter is sampled.

8. This parameter is measured with output loading as shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O.

9. Transition is measured ±200mV from steady state voltage.

10. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when they are being registered into the device. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when ADV/LD# is LOW to remain enabled.

11. Preliminary package data.



3.3V I/O AC TEST CONDITIONS

Input pulse levels	Vss to 3.3V
Input rise and fall times	1ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load See	Figures 1 and 2

3.3V I/O Output Load Equivalents





Figure 1



8Mb: 512K x 18, 256K x 32/36 PIPELINED ZBT SRAM

2.5V I/O AC TEST CONDITIONS

Q

Input pulse levels	Vss to 2.5V
Input rise and fall times	1ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Output load See	Figures 3 and 4

2.5V I/O Output Load Equivalents





Figure 3



LOAD DERATING CURVES

The Micron 512K x 18, 256K x 32, and 256K x 36 ZBT SRAM timing is dependent upon the capacitive loading on the outputs.

Consult the factory for copies of I/O current versus voltage curves.



SNOOZE MODE

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to IsB2Z. The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become disabled and all outputs go to High-Z.

The ZZ pin is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When

the ZZ pin becomes a logic HIGH, ISB2Z is guaranteed after the time ^tZZI is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed. Similarly, when exiting SNOOZE MODE during ^tRZZ, only a DESELECT or READ cycle should be given.

SNOOZE MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	$ZZ \ge V_{IH}$	Isb2z		10	mA	
ZZ active to input ignored		^t ZZ	0	2(^t KHKH)	ns	1
ZZ inactive to input sampled		^t RZZ	0	2(^t KHKH)	ns	1
ZZ active to snooze current		tZZI		2(^t KHKH)	ns	1
ZZ inactive to exit snooze current		^t RZZI	0		ns	1

SNOOZE MODE WAVEFORM

NOTE: 1. This parameter is sampled.

CLK ZZ I SUPPLY ALL INPUTS (except ZZ) Outputs (Q) MICHAINE MICHAINE

8Mb: 512K x 18, 256K x 32/36 Pipelined ZBT SRAM MT55L512L18P_C.p65 – Rev. 2/02 Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2002, Micron Technology, Inc.



5 7 1 2 t_{KHKH} 3 4 6 8 9 10 CLK ^tKHEX ^tKHKL^tKLKH tevkh CKE# 1 ^tCVKH| ^tKHCX CE# ADV/LD# 7 R/W# BWx# ADDRESS 7 A1 A2 Α3 A4 A5 A6 A7 ^tKHQV ^tDVKH ^tKHDX ^tKHOX1 ^tKHQX tgi ov ∣ ^tKHOZ ^tAVKH[|] ^tKHAX D(A2+1) Q(A4+1) D(A1) D(A2) Q(A3) XX Q(A4) D(A5) Q(A6) DQ ^tGHQZ ← I^tKHQX OE# Т tGLQX COMMAND WRITE WRITE BURST READ READ BURST WRITE READ WRITE DESELECT D(A1) D(A2) WRITE Q(A3) Q(A4) READ D(A5) Q(A6) D(A7) D(A2+1) Q(A4+1) DON'T CARE WUNDEFINED

READ/WRITE TIMING

READ/WRITE TIMING PARAMETERS

	-6		-7	-7.5		-10	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t KHKH	6.0		7.5		10		ns
^f KF		166		133		100	MHz
^t KHKL	1.7		2.0		3.2		ns
^t KLKH	1.7		2.0		3.2		ns
^t KHQV		3.5		4.2		5.0	ns
^t KHQX	1.5		1.5		1.5		ns
^t KHQX1	1.5		1.5		1.5		ns
^t KHQZ	1.5	3.5	1.5	3.5	1.5	3.5	ns
^t GLQV		3.5		4.2		5.0	ns
^t GLQX	0		0		0		ns


-6 -7.5 -10 SYM MIN MAX MIN MAX MIN MAX UNITS ^tGHQZ 4.2 3.5 5.0 ns ^tAVKH 2.0 1.5 1.7 ns ^tEVKH 1.5 1.7 2.0 ns ^tCVKH 1.5 2.0 1.7 ns ^tDVKH 1.5 1.7 2.0 ns ^tKHAX 0.5 0.5 0.5 ns ^tKHEX 0.5 0.5 0.5 ns ^tKHCX 0.5 0.5 0.5 ns ^tKHDX 0.5 0.5 0.5 ns

NOTE: 1. For this waveform, ZZ is tied LOW.

2. Burst sequence order is determined by MODE (0 = linear, 1 = interleaved). BURST operations are optional.

- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.





NOP, STALL, AND DESELECT CYCLES

NOP, STALL, AND DESELECT TIMING PARAMETERS


	-6		-7	-7.5		-10	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t KHQX	1.5		1.5		1.5		ns
^t KHQZ	1.5	3.5	1.5	3.5	1.5	3.5	ns

NOTE: 1. The IGNORE CLOCK EDGE or STALL cycle (clock 3) illustrates CKE# being used to create a "pause." A WRITE is not performed during this cycle.

- 2. For this waveform, ZZ and OE# are tied LOW.
- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.



100-PIN PLASTIC TQFP (JEDEC LQFP)




NOTE: 1. All dimensions in millimeters.

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



165-PIN FBGA



NOTE: 1. All dimensions in millimeters $\frac{MAX}{MIN}$ or typical where noted.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micronsemi.com, Customer Comment Line: 800-932-4992 Micron is a registered trademark of Micron Technology, Inc. ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by Micron Technology, Inc., and Motorola Inc.

8Mb: 512K x 18, 256K x 32/36 Pipelined ZBT SRAM MT55L512L18P_C.p65 – Rev. 2/02 Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2002, Micron Technology, Inc.



REVISION HISTORY

Removed "Preliminary Package Data" from front page February 22/02
Removed 119-pin PBGA package and references February 14/02
Removed note "Not Recommended for New Designs," Rev. 6/01June 7/01
Added industrial temperature references and notes, Rev. 3/01
Added 119-pin PBGA package, Rev. 1/01, FINAL 1/10/01
Removed FBGA Part Marking Guide, Rev. 8/00, FINAL
Added FBGA Part Marking Guide, REV 7/00, FINAL
Added 165-pin FBGA Package
Removed "Smart ZBT" references