

Features

- Mitel ST-BUS compatible
- 4-line x 32-channel inputs
- 4-line x 32-channel outputs
- 128 ports non-blocking switch
- Single power supply (+5 V)
- Low power consumption: 30 mW Typ.
- Microprocessor-control interface
- Three-state serial outputs

ISSUE 6


May 1995

Ordering Information

MT8981DC	40 Pin Ceramic DIP
MT8981DE	40 Pin Plastic DIP
MT8981DP	44 PLCC
MT8981DL	44 Pin QFP
-40°C to +85°C	

Description

This VLSI ISO-CMOS device is designed for switching PCM-encoded voice or data, under microprocessor control, in a modern digital exchange, PBX or Central Office. It provides simultaneous connections for up to 128 64 kbit/s channels. Each of the four serial inputs and outputs consist of 32 64 kbit/s channels multiplexed to form a 2048 kbit/s ST-BUS stream. In addition, the MT8981 provides microprocessor read and write access to individual ST-BUS channels.


Figure 1 - Functional Block Diagram




Figure 2 - Pin Connections

Pin Description

Pin #			Name	Description
40 DIP	44 PLCC	44 QFP		
1	2	40	DTA	Data Acknowledgement (Open Drain Output). This is the data acknowledgement on the microprocessor interface. This pin is pulled low to signal that the chip has processed the data. A 909 Ω, 1/4W, resistor is recommended to be used as a pullup.
2-4	3-5	41-43	STi0-STi2	ST-BUS Input 0 to 2 (Inputs). These are the inputs for the 2048 kbit/s ST-BUS input streams.
5	7	1	STi3	ST-BUS Input 3 (Input). These are the inputs for the 2048 kbit/s ST-BUS input streams.
6-9	8-11	2-5	IC	Internal Connections. Must be connected to V _{DD} .
10	12	6	V _{DD}	Power Input. Positive Supply.
11	13	7	FOi	Framing 0-Type (Input). This is the input for the frame synchronization pulse for the 2048 kbit/s ST-BUS streams. A low on this input causes the internal counter to reset on the next negative transition of C4i.

Pin Description (continued)

Pin #			Name	Description
40 DIP	44 PLCC	44 QFP		
12	14	8	$\overline{C4i}$	4.096 MHz Clock (Input). ST-BUS bit cell boundaries lie on the alternate falling edges of this clock.
13-15	15-17	9-11	A0-A2	Address 0 to 2 (Inputs). These are the inputs for the address lines on the microprocessor interface.
16-18	19-21	13-15	A3-A5	Address 3 to 5 (Inputs). These are the inputs for the address lines on the microprocessor interface.
19	22	16	DS	Data Strobe (Input). This is the input for the active high data strobe on the microprocessor interface.
20	23	17	R/\overline{W}	Read or Write (Input). This is the input for the read/write signal on the microprocessor interface - high for read, low for write.
21	24	18	\overline{CS}	Chip Select (Input). This is the input for the active low chip select on the microprocessor interface.
22-24	25-27	19-21	D7-D5	Data 7 to 5 (Three-state I/O Pins). These are the bidirectional data pins on the microprocessor interface.
25-29	29-33	23-27	D4-D0	Data 4 to 0 (Three-state I/O Pins). These are the bidirectional data pins on the microprocessor interface.
30	34	28	V_{SS}	Power Input. Negative Supply (Ground).
31-34	35-38	29-32	IC	Internal Connections. Leave pins disconnected.
35	39	33	STo3	ST-BUS Output 3 (Three-state Outputs). These are the pins for the four 2048 kbit/s ST-BUS output streams.
36-38	41-43	35-37	STo2-STo0	ST-BUS Output 2 to 0 (Three-state Outputs). These are the pins for the four 2048 kbit/s ST-BUS output streams.
39	44	38	ODE	Output Drive Enable (Input). If this input is held high, the STo0-STo3 output drivers function normally. If this input is low, the STo0-STo3 output drivers go into their high impedance state. NB: Even when ODE is high, channels on the STo0-STo3 outputs can go high impedance under software control.
40	1	39	IC	Internal Connection. Leave pin disconnected.

Functional Description

In recent years, there has been a trend in telephony towards digital switching, particularly in association with software control. Simultaneously, there has been a trend in system architectures towards distributed processing or multi-processor systems.

In accordance with these trends, MITEL has devised the ST-BUS (Serial Telecom Bus). This bus architecture can be used both in software-controlled digital voice and data switching, and for interprocessor communications. The uses in switching and in interprocessor communications are completely integrated to allow for a simple general purpose architecture appropriate for the systems of the future.

The serial streams of the ST-BUS operate continuously at 2048 kbit/s and are arranged in 125 μ s wide frames which contain 32 8-bit channels. MITEL manufactures a number of devices which interface to the ST-BUS; a key device being the MT8981 chip.

The MT8981 can switch data from channels on ST-BUS inputs to channels on ST-BUS outputs, and simultaneously allows its controlling microprocessor to read channels on ST-BUS inputs or write to channels on ST-BUS outputs (Message Mode). To the microprocessor, the MT8981 looks like a memory peripheral. The microprocessor can write to the MT8981 to establish switched connections between input ST-BUS channels and output ST-BUS channels, or to transmit messages on output ST-BUS channels. By reading from the MT8981, the microprocessor can receive messages from ST-BUS input channels or check which switched connections have already been established.

By integrating both switching and interprocessor communications, the MT8981 allows systems to use distributed processing and to switch voice or data in an ST-BUS architecture.

Hardware Description

Serial data at 2048 kbit/s is received at the four ST-BUS inputs (STi0 to STi3), and serial data is transmitted at the four ST-BUS outputs (STo0 to STo3). Each serial input accepts 32 channels of digital data, each channel containing an 8-bit word which may represent a PCM-encoded analog/voice sample as provided by a codec (e.g., MITEL's MT8964).

This serial input word is converted into parallel data and stored in the 128 X 8 Data Memory. Locations in the Data Memory are associated with particular channels on particular ST-BUS input streams. These locations can be read by the microprocessor which controls the chip.

Locations in the Connection Memory, which is split into high and low parts, are associated with particular ST-BUS output streams. When a channel is due to be transmitted on an ST-BUS output, the data for the channel can either be switched from an ST-BUS input or it can originate from the microprocessor. If the data is switched from an input, then the contents of the Connection Memory Low location associated with the output channel is used to address the Data Memory. This Data Memory address corresponds to the channel on the input ST-BUS stream on which the data for switching arrived. If the data for the output channel originates from the microprocessor (Message Mode), then the contents of the Connection Memory Low location associated with the output channel are output directly, and this data is output repetitively on the channel once every frame until the microprocessor intervenes.

The Connection Memory data is received, via the Control Interface, at D7 to D0. The Control Interface also receives address information at A5 to A0 and handles the microprocessor control signals \overline{CS} , \overline{DTA} , R/W and DS. There are two parts to any address in the Data Memory or Connection Memory. The higher order bits come from the

A5	A4	A3	A2	A1	A0	HEX ADDRESS	LOCATION
0	X	X	X	X	X	00 - 1F	Control Register *
1	0	0	0	0	0	20	Channel 0 [†]
1	0	0	0	0	1	21	Channel 1 [†]
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
1	1	1	1	1	1	3F	Channel 31 [†]

* Writing to the Control Register is the only fast transaction.
[†] Memory and stream are specified by the contents of the Control Register.

Figure 3 - Address Memory Map

Control Register, which may be written to or read from via the Control Interface. The lower order bits come from the address lines directly.

The Control Register also allows the chip to broadcast messages on all ST-BUS outputs (i.e., to put every channel into Message Mode), or to split the memory so that reads are from the Data Memory and writes are to the Connection Memory Low. The Connection Memory High determines whether individual output channels are in Message Mode, and allows individual output channels to go into a high-impedance state, which enables arrays of MT8981s to be constructed. It also controls the CSto pin.

All ST-BUS timing is derived from the two signals C4i and F0i.

Software Control

The address lines on the Control Interface give access to the Control Register directly or, depending on the contents of the Control Register, to the High or Low sections of the Connection Memory or to the Data Memory.

If address line A5 is low, then the Control Register is addressed regardless of the other address lines (see Fig. 3). If A5 is high, then the address lines A4-A0 select the memory location corresponding to channel 0-31 for the memory and stream selected in the Control Register.

The data in the Control Register consists of mode control bits, memory select bits, and stream address bits (see Fig. 4). The memory select bits allow the Connection Memory High or Low or the Data Memory to be chosen, and the stream address bits define one of the ST-BUS input or output streams.

Bit 7 of the Control Register allows split memory operation - reads are from the Data Memory and writes are to the Connection Memory Low.

The other mode control bit, bit 6, puts every output channel on every output stream into active Message Mode; i.e., the contents of the Connection Memory Low are output on the ST-BUS output streams once every frame unless the ODE pin is low. In this mode the chip behaves as if bits 2 and 0 of every Connection Memory High location were 1, regardless of the actual values.




Figure 4 - Control Register Bits




Figure 5 - Connection Memory High Bits




Figure 6 - Connection Memory Low Bits

If bit 6 of the Control Register is 0, then bits 2 and 0 of each Connection Memory High location function normally (see Fig. 5). If bit 2 is 1, the associated ST-BUS output channel is in Message Mode; i.e., the byte in the corresponding Connection Memory Low location is transmitted on the stream at that channel. Otherwise, one of the bytes received on the serial inputs is transmitted and the contents of the Connection Memory Low define the ST-BUS input stream and channel where the byte is to be found (see Fig. 6).

If the ODE pin is low, then all serial outputs are high-impedance. If it is high and bit 6 in the Control Register is 1, then all outputs are active. If the ODE pin is high and bit 6 in the Control Register is 0, then the bit 0 in the Connection Memory High location enables the output drivers for the corresponding individual ST-BUS output stream and channel. Bit 0=1 enables the driver and bit 0=0 disables it (see Fig. 5).

Applications

Use in a Simple Digital Switching System

Fig. 7 and 8 show how MT8981s can be used with MT8964s to form a simple digital switching system. Fig. 7 shows the interface between the MT8981s and the filter/codecs. Fig. 8 shows the position of these components in an example architecture.

The MT8964 filter/codec in Fig. 7 receives and transmits digitised voice signals on the ST-BUS input D_R , and ST-BUS output D_X , respectively. These signals are routed to the ST-BUS inputs and outputs on the top MT8981, which is used as a digital speech switch.

The MT8964 is controlled by the ST-BUS input D_C originating from the bottom MT8981, which generates the appropriate signals from an output channel in Message Mode. This architecture optimises the messaging capability of the line circuit by building signalling logic, e.g., for on-off hook detection, which communicates on an ST-BUS output. This signalling ST-BUS output is monitored by a microprocessor (not shown) through an ST-BUS input on the bottom MT8981.

Fig. 8 shows how a simple digital switching system may be designed using the ST-BUS architecture. This is a private telephone network with 128 extensions which uses a single MT8981 as a speech switch and a second MT8981 for communication with the line interface circuits.

A larger digital switching system may be designed by cascading a number of MT8981s. Fig. 9 shows how four MT8981s may be arranged in a non-blocking configuration which can switch any channel on any of the ST-BUS inputs to any channel on the ST-BUS outputs.




Figure 7 - Example of Typical Interface between 8981s and 8964s for Simple Digital Switching System




Figure 8 - Example Architecture of a Simple Digital Switching System

Application Circuit with 6802 Processor

Fig. 10 shows an example of a complete circuit which may be used to evaluate the chip.

For convenience, a 4 MHz crystal oscillator has been used rather than a 4.096 MHz clock, as both are within the limits of the chip's specifications. The RC delay used with the 393 counters ensures a sufficient hold time for the \overline{FP} signal, but the values used may have to be changed if faster 393 counters become available.

The chip is shown as memory mapped into the MEK6802D3 system. Chip addresses 00-3F correspond to processor addresses 2000-203F. Delay through the address decoder requires the VMA signal to be used twice to remove glitches. The MEK6802D3 board uses a 10K Ω pullup on the MR pin, which would have to be incorporated into the circuit if the board was replaced by a processor.




Figure 9 - Four 8981s Arranged in a Non-Blocking 8 x 8 Configuration




Figure 10 - Application Circuit with 6802

Absolute Maximum Ratings*

	Parameter	Symbol	Min	Max	Units
1	$V_{DD} - V_{SS}$		-0.3	7	V
2	Voltage on Digital Inputs	V_I	$V_{SS}-0.3$	$V_{DD}+0.3$	V
3	Voltage on Digital Outputs	V_O	$V_{SS}-0.3$	$V_{DD}+0.3$	V
4	Current at Digital Outputs	I_O		40	mA
5	Storage Temperature	T_S	-65	+150	°C
6	Package Power Dissipation	P_D		2	W

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	Operating Temperature	T_{OP}	-40		+85	°C	
2	Positive Supply	V_{DD}	4.75		5.25	V	
3	Input Voltage	V_I	0		V_{DD}	V	

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
I N P U T S	Supply Current	I_{DD}		6	10	mA	Outputs unloaded
	Input High Voltage	V_{IH}	2.0			V	
	Input Low Voltage	V_{IL}			0.8	V	
	Input Leakage	I_{IL}			5	μA	V_I between V_{SS} and V_{DD}
	Input Pin Capacitance	C_I		8		pF	
O U T P U T S	Output High Voltage	V_{OH}	2.4			V	$I_{OH} = 10$ mA
	Output High Current	I_{OH}	10	15		mA	Sourcing. $V_{OH}=2.4$ V
	Output Low Voltage	V_{OL}			0.4	V	$I_{OL} = 5$ mA
	Output Low Current	I_{OL}	5	10		mA	Sinking. $V_{OL} = 0.4$ V
	High Impedance Leakage	I_{OZ}			5	μA	V_O between V_{SS} and V_{DD}
	Output Pin Capacitance	C_O		8		pF	

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 11 - Output Test Load

AC Electrical Characteristics[†] - Clock Timing (Figures 12 and 13)

		Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	I N P U T S	Clock Period*	t_{CLK}	220	244	300	ns	
2		Clock Width High	t_{CH}	95	122	150	ns	
3		Clock Width Low	t_{CL}	110	122	150	ns	
4		Clock Transition Time	t_{CTT}		20		ns	
5		Frame Pulse SetupTime	t_{FPS}	20		200	ns	
6		Frame Pulse Hold Time	t_{FPH}	0.020		50	μ s	
7		Frame Pulse Width	t_{FPW}		244		ns	

[†] Timing is over recommended temperature & power supply voltages

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

* Contents of Connection Memory are not lost if the clock stops, however, ST-BUS outputs go into the high impedance state.

NB: Frame Pulse is repeated every 512 cycles of C4i.




Figure 12 - Frame Alignment




Figure 13 - Clock Timing

AC Electrical Characteristics† - Serial Streams (Figures 11, 14, 15 and 16)

	Characteristics	Sym	Min	Typ‡	Max	Units	Test Conditions	
1	O U T P U T S	STo0/3 Delay - Active to High Z	t_{SAZ}	20	50	80	ns	$R_L=1\text{ K}\Omega^*$, $C_L=150\text{ pF}$
2		STo0/3 Delay - High Z to Active	t_{SZA}	25	60	125	ns	$C_L=150\text{ pF}$
3		STo0/3 Delay - Active to Active	t_{SAA}	30	65	125	ns	$C_L=150\text{ pF}$
4		STo0/3 Hold Time	t_{SOH}	25	45		ns	$C_L=150\text{ pF}$
5		Output Driver Enable Delay	t_{OED}		45	125	ns	$R_L=1\text{ K}\Omega^*$, $C_L=150\text{ pF}$
6		External Control Hold Time	t_{XCH}	0	50		ns	$C_L=150\text{ pF}$
7		External Control Delay	t_{XCD}		75	110	ns	$C_L=150\text{ pF}$
8	I N	Serial Input Setup Time	t_{SIS}		-40	-20	ns	
9		Serial Input Hold Time	t_{SIH}	90			ns	

† Timing is over recommended temperature & power supply voltages

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

* High Impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .




Figure 14 - Serial Outputs and External Control




Figure 15 - Output Driver Enable




Figure 16 - Serial Inputs

AC Electrical Characteristics[†] - Processor Bus (Figures 11 and 17)

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	Chip Select Setup Time	t_{CSS}	20	0		ns	
2	Read/Write Setup Time	t_{RWS}	25	5		ns	
3	Address Setup Time	t_{ADS}	25	5		ns	
4	Acknowledgement Delay Fast	t_{AKD}		40	100	ns	$C_L=150\text{ pF}$
	Slow	t_{AKD}	2.7		7.2	cycles	$\overline{C4i}$ cycles ^①
5	Fast Write Data Setup Time	t_{FWS}	20			ns	
6	Slow Write Data Delay	t_{SWD}		2.0	1.7	cycles	$\overline{C4i}$ cycles ^①
7	Read Data Setup Time	t_{RDS}			0.5	cycles	$\overline{C4i}$ cycles ^① , $C_L=150\text{ pF}$
8	Data Hold Time Read	t_{DHT}	20			ns	$R_L=1\text{ K}\Omega^*$, $C_L=150\text{ pF}$
	Write	t_{DHT}	20	10		ns	
9	Read Data To High Impedance	t_{RDZ}		50	90	ns	$R_L=1\text{ K}\Omega^*$, $C_L=150\text{ pF}$
10	Chip Select Hold Time	t_{CSH}	0			ns	
11	Read/Write Hold Time	t_{RWH}	0			ns	
12	Address Hold Time	t_{ADH}	0			ns	
13	Acknowledgement Hold Time	t_{AKH}	10	60	80	ns	$R_L=1\text{ K}\Omega^*$, $C_L=150\text{ pF}$

[†] Timing is over recommended temperature & power supply voltages.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

* High Impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .

① Processor accesses are dependent on the $\overline{C4i}$ clock, and so some timings are expressed as multiples of the $\overline{C4i}$ clock period.




Figure 17 - Processor Bus

MT8981D ISO-CMOS

NOTES: