CMOS MT9126
Quad ADPCM Transcoder
Preliminary Information

## Features

- Full duplex transcoder with four encode channels and four decode channels
- $32 \mathrm{~kb} / \mathrm{s}, 24 \mathrm{~kb} / \mathrm{s}$ and $16 \mathrm{~kb} / \mathrm{s}$ ADPCM coding complying with ITU-T (previously CCITT) G. 726 (without $40 \mathrm{~kb} / \mathrm{s}$ ), and ANSI T1.303-1989
- Low power operation, 25 mW typical
- Asynchronous 4.096 MHz master clock operation
- SSI and ST-BUS interface options
- Transparent PCM bypass
- Transparent ADPCM bypass
- Linear PCM code
- No microprocessor control required
- Simple interface to Codec devices
- Pin selectable $\mu$-Law or A-Law operation
- Pin selectable ITU-T or signed magnitude PCM coding
- Single 5 volt power supply


## Applications

- Pair gain
- Voice mail systems
- Wireless telephony systems

ISSUE 2
May 1995

Ordering Information<br>MT9126AE 28 Pin Plastic DIP<br>MT9126AS 28 Pin SOIC $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## Description

The Quad ADPCM Transcoder is a low power, CMOS device capable of four encode and four decode functions per frame. Four $64 \mathrm{kbit} / \mathrm{s}$ PCM octets are compressed into four 32,24 or $16 \mathrm{kbit} / \mathrm{s}$ ADPCM words, and four 32, 24 or $16 \mathrm{kbit} / \mathrm{s}$ ADPCM words are expanded into four $64 \mathrm{kbit} / \mathrm{s}$ PCM octets. The 32, 24 and $16 \mathrm{kbit} / \mathrm{s}$ ADPCM transcoding algorithms utilized conform to ITU-T Recommendation G. 726 (excluding 40 kbit/s), and ANSI T1.303-1989.

Switching, on-the-fly, between 32 kbit/s and 24 kbit/s ADPCM, is possible by controlling the appropriate mode select (MS1 - MS6) control pins. All optional functions of the device are pin selectable allowing a simple interface to industry standard codecs, digital phone devices and Layer 1 transceivers. Linear coded PCM is provided to facilitate external DSP functions.


Figure 1 - Functional Block Diagram


Figure 2 - Pin Connections

## Pin Description

| Pin \# | Name | Description |
| :---: | :---: | :---: |
| 1 | EN1 | Enable Strobe 1 (Output). This 8 bit wide, active high strobe is active during the B1 PCM channel in ST-BUS mode. Becomes a single bit, high true pulse when LINEAR=1. In SSI mode this output is high impedance. |
| 2 | MCLK | Master Clock (input). This is a 4.096 MHz (minimum) input clock utilized by the transcoder function; it must be supplied in both ST-BUS and SSI modes of operation. <br> In ST-BUS mode the $\overline{\mathrm{C} 4}$ ST-BUS clock is applied to this pin. This synchronous clock is also used to control the data I/O flow on the PCM and ADPCM input/output pins according to ST-BUS requirements. <br> In SSI mode this master clock input is derived from an external source and may be asynchronous with respect to the 8 kHz frame. MCLK rates greater than 4.096 MHz are acceptable in this mode since the data I/O rate is governed by BCLK. |
| 3 | $\overline{\mathrm{FOO}}$ | Frame Pulse (Input). Frame synchronization pulse input for ST-BUS operation. SSI operation is enabled by connecting this pin to $\mathrm{V}_{\mathrm{SS}}$. |
| 4 | C2o | 2.048 MHz Clock (Output). This ST-BUS mode bit clock output is the MCLK ( $\overline{\mathrm{C4}}$ ) input divided by two, inverted, and synchronized to F0i. This output is high-impedance during SSI operation. |
| 5 | BCLK | Bit Clock (Input). 128 kHz to 4096 kHz bit clock input for both PCM and ADPCM ports; used in SSI mode only. The falling edge of this clock latches data into ADPCMi, PCMi1 and PCMi2. The rising edge clocks data out on ADPCMo, PCMo1 and PCMo2. This input must be tied to $\mathrm{V}_{\mathrm{SS}}$ for ST-BUS operation. |
| 6 | PCMo1 | Serial PCM Stream 1 (Output). $128 \mathrm{kbit} / \mathrm{s}$ to $4096 \mathrm{kbit} / \mathrm{s}$ serial companded/linear PCM output stream. Data are clocked out by rising edge of BCLK in SSI mode. Clocked out by MCLK divided by two in ST-BUS mode. See Figure 14. |
| 7 | PCMi1 | Serial PCM Stream 1 (Input). 128 kbit/s to 4096 kbit/s serial companded/linear PCM input stream. Data are clocked in on falling edge of BCLK in SSI mode. Clocked in at the $3 / 4$ bit position of MCLK in ST-BUS mode. See Figure 14. |
| 8 | $\mathrm{V}_{\text {Ss }}$ | Digital Ground. Nominally 0 volts. |
| 9 | LINEAR | Linear PCM Select (Input). When tied to $\mathrm{V}_{\mathrm{DD}}$ the PCM I/O ports (PCM1,PCM2) are 16bit linear PCM. Linear PCM operates only at a bit rate of $2048 \mathrm{kbit} / \mathrm{s}$. Companded PCM is selected when this pin is tied to $\mathrm{V}_{\mathrm{SS}}$. See Figures 5 \& 8 . |

## Pin Description

| Pin \# | Name | Description |
| :---: | :---: | :---: |
| 10 | ENB2/FOod | PCM B-Channel Enable Strobe 2 (Input) / Delayed Frame Pulse (Output). <br> SSI operation: ENB2 (Input). An 8-bit wide enable strobe input defining B2 channel (AD)PCM data. A valid 8 -bit strobe must be present at this input for SSI operation. See Figures 4 \& 6 . <br> ST-BUS operation: FOod (Output). This pin is a delayed frame strobe output. When LINEAR $=0$, this becomes a delayed frame pulse output occurring $64 \overline{\mathrm{C} 4}$ clock cycles after $\overline{\text { FOi }}$ and when LINEAR $=1$ at $128 \overline{\mathrm{C} 4}$ clock cycles after $\overline{\text { FOi }}$. See Figures 7, 8, 9 \& 14. |
| 11 | ENB1 | PCM B-Channel Enable Strobe 1 (Input). <br> SSI operation: An 8-bit wide enable strobe input defining B1 channel (AD)PCM data. A valid 8 -bit strobe must be present at this input for SSI operation. <br> ST-BUS operation: When tied to $\mathrm{V}_{S S}$ transparent bypass of the ST-BUS D- and C- channels is enabled. When tied to $\mathrm{V}_{\mathrm{DD}}$ the ST-BUS D-channel and C-channel output timeslots are forced to a high-impedance state. |
| 12 | PCMo2 | Serial PCM Stream 2 (Output). 128 kbit/s to 4096 kbit/s serial companded/linear PCM output stream. Clocked out by rising edge of BCLK in SSI mode. Clocked out by MCLK divided by two in ST-BUS mode. See Figure 14. |
| 13 | PCMi2 | Serial PCM Stream 2 (Input). 128 kbit/s to 4096 kbit/s serial companded/linear PCM input stream. Data bits are clocked in on falling edge of BCLK in SSI mode. Clocked in at the 3/4 bit position of MCLK in ST-BUS mode. See Figure 14. |
| 14 | SEL | SELECT (Input). <br> PCM bypass mode: When SEL=0 the PCM1 port is selected for PCM bypass operation and when SEL=1 the PCM2 port is selected for PCM bypass operation. <br> See Figures 6 \& 9 . <br> 16 kbit/s transcoding mode: <br> SSI Operation - in $16 \mathrm{kbit} / \mathrm{s}$ transcoding mode, the ADPCM words are assigned to the I/O timeslot defined by ENB2 when SEL=1 and by ENB1 when SEL=0. See Figure 4. <br> ST-BUS operation- in 16 kbit/s transcoding mode, the ADPCM words are assigned to the B2 timeslot when $\mathrm{SEL}=1$ and to the B 1 timeslot when $\mathrm{SEL}=0$. See Figure 9. |
| 15 | A/ $/ \bar{\mu}$ | A-Law $/ \overline{\mu-} \overline{\text { Law }}$ Select (Input). This input pin selects $\mu$-Law companding when set to logic 0 , and A-Law companding when set to logic 1 . This control is for all channels .This input is ignored in Linear mode during which it may be tied to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$. |
| 16 | FORMAT | FORMAT Select (Input). Selects ITU-T PCM coding when high and Sign-Magnitude PCM coding when low. This control is for all channels. This input is ignored in Linear mode during which it may be tied to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$. |
| 17 | $\overline{\text { PWRDN }}$ | Power-down (Input). An active low reset forcing the device into a low power mode where all outputs are high-impedance and device operation is halted. |
| 18 | IC | Internal Connection (Input). Tie to $\mathrm{V}_{\text {SS }}$ for normal operation. |

Pin Description

| Pin \# | Name | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & 19 \\ & 20 \\ & 21 \end{aligned}$ | $\begin{aligned} & \text { MS1 } \\ & \text { MS2 } \\ & \text { MS3 } \end{aligned}$ | Mode Selects 1, 2 and 3 (Inputs). Mode selects for all four encoders. |
| 22 | $\mathrm{V}_{\mathrm{DD}}$ | Positive Power Supply. Nominally 5 volts $+/-10 \%$ |
| 23 | ADPCMi | Serial ADPCM Stream ( Input). 128 kbit/s to 4096 kbit/s serial ADPCM word input stream. Data bits are clocked in on falling edge of BCLK in SSI mode and clocked in on the $3 / 4$ bit edge of MCLK in ST-BUS mode. |
| 24 | ADPCMo | Serial ADPCM Stream (Output). $128 \mathrm{kbit} / \mathrm{s}$ to $4096 \mathrm{kbit} / \mathrm{s}$ serial ADPCM word output stream. Data bits are clocked out by rising edge of BCLK in SSI mode and clocked out by MCLK divided by two in ST-BUS mode. |
| $\begin{aligned} & 25 \\ & 26 \\ & 27 \end{aligned}$ | $\begin{aligned} & \text { MS4 } \\ & \text { MS5 } \end{aligned}$ MS6 | Mode Selects 4, 5 and 6 (Inputs). Mode selects for all four decoders. |
| 28 | EN2 | Enable Strobe 2 (Output). This 8 bit wide, active high strobe is active during the B2 PCM channel in ST-BUS mode. Forced to high impedance when LINEAR $=1$. |

Notes:
All unused inputs should be connected to logic low or high unless otherwise stated. All outputs should be left open circuit when not used.

All inputs have TTL compatible logic levels except for MCLK which has CMOS compatible logic levels and PWRDN which has Schmitt trigger compatible logic levels.

All outputs are CMOS with CMOS logic levels (See DC Electrical Characteristics).

## Functional Description

The Quad-channel ADPCM Transcoder is a low power, CMOS device capable of four encode and four decode operations per frame. Four 64 kbit/s channels (PCM octets) are compressed into four 32, 24 or 16 kbit/s ADPCM channels (ADPCM words), and four 32,24 or $16 \mathrm{kbit} / \mathrm{s}$ ADPCM channels (ADPCM words) are expanded into four $64 \mathrm{kbit} / \mathrm{s}$ PCM channels (PCM octets). The ADPCM transcoding algorithm utilized conforms to ITU-T recommendation G. 726 (excluding $40 \mathrm{~kb} / \mathrm{s}$ ), and ANSI T1.303 - 1989. Switching on-the-fly between 32 and $24 \mathrm{kbit} / \mathrm{s}$ transcoding is possible by toggling the appropriate mode select pins (supports T1 robbed-bit signalling).

All functions supported by the device are pin selectable. The four encode functions comprise a common group controlled via Mode Select pins MS1, MS2 and MS3. Similarily, the four decode functions form a second group commonly controlled via Mode Select pins MS4, MS5 and MS6. All other pin controls are common to the entire transcoder.

The device requires 25 mWatts (MCLK= 4.096 MHz ) typically for four channel transcode operation. A minimum master clock frequency of 4.096 MHz is required for the circuit to complete four encode channels and four decode channels per frame. For SSI operation a master clock frequency greater than 4.096 MHz and asynchronous, relative to the 8 kHz frame, is allowed.

The PCM and ADPCM serial busses support both ST-BUS and Synchronous Serial Interface (SSI) operation. This allows serial data clock rates from 128 kHz to 4096 kHz , as well as compatibility with Mitel's standard Serial Telecom BUS (ST-BUS). For ST-BUS operation, on chip channel counters provide channel enable outputs as well as a 2048 kHz bit clock output which may be used by down-stream devices utilizing the SSI bus interface.

Linear coded PCM is also supported. In this mode the encoders compress, four 14-bit, two's complement (S,S,S,12,..., 1,0), uniform PCM channels into four 4,3 or 2 bit ADPCM channels. Similarly, the decoder expands four 4,3 or 2 bit ADPCM channels into four 16 -bit, two's complement ( $\mathrm{S}, 14, \ldots, 1,0$ ), uniform PCM channels. The data rate for both ST-BUS and SSI operation in this mode is 2048 kbit/s.

## Serial (AD)PCM Data I/O

Serial data transfer to/from the Quad ADPCM transcoder is provided through one ADPCM and two PCM ports (ADPCMi, ADPCMo, PCMi1, PCMo1, PCMi2, PCMo2). Data is transferred through these ports according to either ST-BUS or SSI requirements. The device determines the mode of operation by monitoring the signal applied to the F0i pin. When a valid ST-BUS frame pulse $(244 \mathrm{nSec}$ low going pulse) is applied to the FOi pin the transcoder will assume ST-BUS operation. If $\overline{\mathrm{FOi}}$ is tied continuously to $\mathrm{V}_{\text {SS }}$ the transcoder will assume SSI operation. Pin functionality in each of these modes is described in the following sub-sections.

## ST-BUS Mode

During ST-BUS operation the C2o, EN1, EN2 and FOod outputs become active and all serial timing is derived from the MCLK ( $\overline{\mathrm{C} 4}$ ) and $\overline{\mathrm{FO}}$ inputs while the BCLK input is tied to $\mathrm{V}_{\mathrm{SS}}$. (See Figures 7,8 \& 9 .)

## Basic Rate "D" and "C" Channels

In ST-BUS mode, when ENB1 is brought low, transparent transport of the ST-BUS "Basic Rate Dand C-channels" is supported through the PCMi1 and PCMo1 pins. This allows a microprocessor controlled device, connected to the PCMi/01 pins, to access the "D" and "C" channels of a transmission device connected to the ADPCMi/o pins. When ENB1 is brought high, the " D " and " C " channel outputs are tristated. Basic Rate " $D$ " and " $C$ " channels are not supported in LINEAR mode.(See Figure 7.)

## SSI Mode

During SSI operation the BCLK, ENB1 and ENB2/ F0od inputs become active. The C2o, EN1, and EN2 outputs are forced to a high-impedance state except during LINEAR operation during which the EN1 output remains active. (See Figures 4,5 \& 6.)

The SSI port is a serial data interface, including data input and data output pins, a variable rate bit clock input and two input strobes providing enables for data transfers. There are three SSI I/O ports on the Quad ADPCM; the PCMi/o1 PCM port, the PCMi/o2 PCM port, and the ADPCMi/o port. The two PCM ports may transport 8-bit companded PCM or 16-bit linear PCM. The alignment of the channels is determined by the two input strobe signals ENB1 and ENB2/FOod. The bit clock (BCLK) and input strobes (ENB1 and ENB2/F0od) are common for all
three of the serial $1 / O$ ports. BCLK can be any frequency between 128 kHz and 4096 kHz synchronized to the input strobes. BCLK may be discontinuous outside of the strobe boundaries except when LINEAR=1. In LINEAR mode, BCLK must be 2048 kHz and continuous for 64 cycles after the ENB1 rising edge and for the duration of ENB2/ F0od.

## Mode Select Operation (MS1, MS2, MS3, MS4, MS5, MS6)

Mode Select pins MS1, MS2 and MS3 program different bit rate ADPCM coding, bypass, algorithmic reset and disable modes for all four encoder functions simultaneously. When 24 kbit/s ADPCM mode is selected bit 4 is unused while in $16 \mathrm{~kb} / \mathrm{s}$ ADPCM mode all ADPCM channels are packed contiguously into one 8-bit octet. Mode Select pins MS4, MS5 and MS6 operate in the same manner for the four decode functions. The mode selects must be set up according to the timing constraints illustrated in Figures 16 and 17.

## 32 kbit/s ADPCM Mode

In $32 \mathrm{kbit} / \mathrm{s}$ ADPCM mode, the 8-bit PCM octets of the B1, B2, B3 and B4 channels (PCMi1 and PCMi2) are compressed into four 4-bit ADPCM words on ADPCMo. Conversely, the 4-bit ADPCM words of the B1, B2, B3 and B4 channels from ADPCMi are expanded into four 8-bit PCM octets on PCMo1 and PCMo2. The 8-bit PCM octets (A-Law or $\mu$-Law) are transferred most significant bit first starting with b7 and ending with b0. ADPCM words are transferred most significant bit first starting with 11 and ending with 14 (See Figures 4 \& 7). Reference ITU-T G. 726 for I-bit definitions.

## 24 kbit/s ADPCM Mode

In 24 kbit/s mode PCM octets are transcoded into 3bit words rather than the 4-bit words utilized in 32 $\mathrm{kbit} / \mathrm{s}$ ADPCM. This is useful in situations where lower bandwidth transmission is required. Dynamic operation of the mode select control pins will allow switching from $32 \mathrm{kbit} / \mathrm{s}$ mode to $24 \mathrm{kbit} / \mathrm{s}$ mode on a frame by frame basis. The 8 bit PCM octets (A-Law or $\mu$-Law) are transferred most significant bit first starting with b7 and ending with b0. ADPCM words are transferred most significant bit first starting with I1 and ending with I3 (I4 becomes don't care). (See Figures 4 \& 7.)

## 16 kbit/s ADPCM Mode

When SEL is set to 0 , the 8 -bit PCM octets of the B1, B2, B3 and B4 channels (PCMi1 and PCMi2) are compressed into four 2-bit ADPCM words on ADPCMo during the ENB1 timeslot in SSI mode and during the B1 timeslot in ST-BUS mode. Similarily, the four 2-bit ADPCM words on ADPCMi are expanded into four 8-bit PCM octets (on PCMo1 and PCMo2) during the ENB1/B1 timeslot. (See Figures 4 \& 7.)

When SEL is set to 1 , The same conversion takes place as described when SEL $=0$ except that the ENB2/B2 timeslots are utilized.

A-Law or $\mu$-Law 8 -bit PCM are received and transmitted most significant bit first starting with b7 and ending with b0. ADPCM data are most significant bit first starting with 11 and ending with 12.

## ADPCM BYPASS (32 and 24 kbit/s)

In ADPCM bypass mode the B1 and B2 channel ADPCM words are bypassed (with a two-frame delay) to/from the ADPCM port and placed into the most significant nibbles of the PCM1/2 port octets. Note that the SEL pin performs no function for these two modes (See Figures 6 \& 9). LINEAR, FORMAT and $A / \bar{\mu}$ pins are ignored in bypass mode.

In $32 \mathrm{~kb} / \mathrm{s}$ ADPCM bypass mode, Bits 1 to 4 of the B1, B2, B3 and B4 channels from PCMi1 and PCMi2 are transparently passed, with a two frame delay, to the same channels on ADPCMo. In the same manner, the $B 1, B 2, B 3$ and $B 4$ channels from ADPCMi are transparently passed, with a two frame delay, to the same channels on PCMo1 and PCMo2 pins. Bits 5 to 8 are don't care. This feature allows two voice terminals, which utilize ADPCM transcoding, to communicate through a system without incurring unnecessary transcode conversions. This arrangement allows byte-wide or nibble-wide transport through a switching matrix.
$24 \mathrm{~kb} / \mathrm{s}$ ADPCM bypass mode is the same as $32 \mathrm{~kb} / \mathrm{s}$ mode bypass excepting that only bits 1 to 3 are bypassed and bits 4 to 8 are don't care.

## ADPCM BYPASS (16 kbit/s)

When SEL is set to 0 , only bits 1 and 2 of the B1, B2, B3 and B4 PCM octets (on PCMi1 and PCMi2) are bypassed, with a two frame delay, to the same channels on ADPCMo during the ENB1 timeslot in SSI mode and during the B1 timeslot in ST-BUS
mode. Similarily, the four 2-bit ADPCM words on ADPCMi are transparently bypassed, with a two frame delay, to PCMo1 and PCMo2 during the ENB1 or B1 timeslot. Bits 3-8 are don't care. (See Figures 6 \& 9.)

When SEL is set to 1 , the same bypass occurs as described when SEL = 0 except that the ENB2 or B2 timeslots are utilized.

LINEAR, FORMAT and $A / \bar{\mu}$ pins are ignored in bypass mode.

## PCM BYPASS

When SEL is set to 0 , the B1 and B2 PCM channels on PCMi1 are transparently passed, with a twoframe delay, to the same channels on the ADPCMo. Simiarily, the two 8-bit words which are on ADPCMi are transparently passed, with a two-frame delay, to channels B1 and B2 of PCMo1 while PCMo2 is set to a high-impedance state.(See Figures 6 \& 9.)

When SEL is set to 1 , the B3 and B4 channels on PCMi2 are transparently passed, with a two frame delay, to the same channels on ADPCMo. Similarily, the two 8 -bit words which are on ADPCMi are transparently passed, with a two-frame delay, to channels B3 and B4 of PCMo2. In this case PCMo1 is always high-impedance if ENB1 $=0$. If ENB1 $=1$ during ST-BUS operation then the $D$ and $C$ channels are active on PCMo1.

LINEAR, FORMAT and $A / \bar{\mu}$ pins are ignored in bypass mode.

## Algorithm Reset Mode

While an algorithmic reset is asserted the device will incrementally converge its internal variables to the 'Optional reset values' stated in G.726. Algorithmic reset requires that the master clock (MCLK) and frame pulse (ENB1/2 or F0i) remain active and that the reset condition be valid for at least four frames. Note that this is not a power down mode; see $\overline{\text { PWRDN }}$ for this function.

## ADPCMo \& PCMo1/2 Disable

When the encoders are programmed for ADPCMo disable (MS1 to MS3 set to 1) the ADPCMo output is set to a high impedance state and the internal encode function remains active. Therefore convergence is maintained. The decode processing function and data I/O remain active.

When the decoders are programmed for PCMo1/2 disable (MS4 to MS6 set to 1) the PCMo1/2 outputs are high impedance during the B Channel timeslots and also, during ST-BUS operation, the D and C channel timeslots according to the state of ENB1. Therefore convergence is maintained. The encode processing function and data I/O remain active.

Whenever any combination of the encoders or decoders are set to the disable mode the following outputs remain active. A) ST-BUS mode: ENB2/ F0od, EN1, EN2 and C2o. Also the "D" and "C" channels from PCMo1 and ADPCMo remain active if ENB1 is set to 0 . If ENB1 is brought high then PCMo1 and ADPCMo are fully tri-stated. B) SSI mode: When used in the 16-bit linear mode, only the EN1 output remains active. For complete chip power down see PWRDN.

## Other Pin Controls

## 16 Bit Linear PCM

Setting the LINEAR pin to logic one causes the device to change to 16 -bit linear (uniform) PCM transmission on the PCMi/o1 and PCMi/o2 ports. The data rate for both ST-BUS and SSI operation in this mode is $2048 \mathrm{kbit} / \mathrm{s}$ and all decode and encode functions are affected by this pin. In SSI mode, the input channel strobes ENB1 and ENB2/F0od remain active for 8 cycles of BCLK for an ADPCM transfer. The EN1 output is high for one BCLK period at the end of the frame (i.e., during the $256^{\text {th }}$ BCLK period). In ST-BUS mode, the output strobes EN1 and ENB2/ $\overline{\text { FOod }}$ are adjusted to accommodate the required PCM I/O streams. The EN1 output becomes a single bit high true pulse during the last clock period of the frame (i.e., the $256{ }^{\text {th }}$ bit period) while ENB2/FOod becomes a delayed, low true frame-pulse ( $\overline{\mathrm{FOod}}$ ) output occuring during the $64^{\text {th }}$ bit period after the EN1 rising edge.

Linear PCM on PCMi1 and PCMi2, are received as 14-bit, two's complement data with three bits of sign extension in the most significant positions (i.e., $S, S, S, 12, \ldots 1,0$ ) for a total of 16 bits. The linear PCM data transmitted from PCMo1 and PCmo2 are 16-bit, two's complement data with one sign bit in the most significant position (i.e., S, 14, 13, ... 1,0 )

## 32 and 24 kbit/s ADPCM mode

In 32 kbit/s and 24 kbit/s linear mode, the 16-bit uniform PCM dual-octets of the B1, B2, B3 and B4 channels (from PCMi1 and PCMi2) are compressed into four 4 -bit words on ADPCMo. The four 4-bit ADPCM words of the B1, B2, B3 and B4 channels
from ADPCMi are expanded into four 16-bit uniform PCM dual-octets on PCMo1 and PCMo2. 16-bit uniform PCM are received and transmitted most significant bit first starting with b15 and ending with b0. ADPCM data are transferred most significant bit first starting with 11 and ending with 14 for $32 \mathrm{kbit} / \mathrm{s}$ and ending with 13 for $24 \mathrm{kbit} / \mathrm{s}$ operation (i.e., 14 is don't care).(See Figures 5 \& 8.)

## 16 kbit/sADPCM mode

When SEL is set to 0 , the four, 2-bit ADPCM words are transmitted/received on ADPCMo/i during the ENB1 time-slot in SSI mode and during the B1 timeslot in ST-BUS mode. When SEL is set to 1 , the four, 2-bit ADPCM words are transmitted/received on ADPCMo/i during the ENB2 timeslot in SSI mode and during the B2 timeslot in ST-BUS mode. (See Figures 5 \& 8.)

## PCM Law Control (A $/ \bar{\mu}$, FORMAT)

The PCM companding/coding law invoked by the transcoder is controlled via the $A / \bar{\mu}$ and FORMAT pins. ITU-T G. 711 companding curves, $\mu$-Law and A-Law, are selected by the $A / \bar{\mu}$ pin ( $0=\mu$-Law; 1=A-Law). Per sample, digital code assignment can conform to ITU-T G. 711 (when FORMAT=1) or to Sign-Magnitude coding (when FORMAT=0). Table 1 illustrates these choices.

|  | FORMAT |  |  |
| :---: | :---: | :---: | :---: |
|  | 0 | 1 |  |
| PCM Code | Sign- <br> Magnitude <br> $\mathbf{A} / \boldsymbol{\mu}=0$ or $\mathbf{1}$ | ITU-T (G.711) |  |
|  | $(\mathbf{A} / \bar{\mu}=1)$ |  |  |
| + Full Scale | 11111111 | 10000000 | 10101010 |
| + Zero | 10000000 | 11111111 | 11010101 |
| - Zero | 00000000 | 01111111 | 01010101 |
| - Full Scale | 01111111 | 00000000 | 00101010 |

Table 1 - Companded PCM

## Power Down

Setting the $\overline{\text { PWRDN }}$ pin low will asynchronously cause all internal operation to halt and the device to go to a power down condition where no internal clocks are running. Output pins C2o, EN1, EN2, PCMo1, PCMo2 and ADPCMo and I/O pin F0od/ ENB2 are forced to a high-impedance state. Following the reset (i.e., PWRDN pin brought high)
and assuming that clocks are applied to the MCLK and BCLK pins, the internal clocks will still not begin to operate until the first frame alignment is detected on the ENB1 pin for SSI mode or on the F0i pin for ST-BUS mode. The C2o clock and EN1, EN2 pins will not start operation until a valid frame pulse is applied to the $\overline{\mathrm{FOi}} \mathrm{pin}$. If the $\overline{\mathrm{FOi}}$ pin remains low for longer than 2 cycles of MCLK then the C2o pin will top toggling and will stay low. If the $\overline{\mathrm{FOi}}$ pin is held high then the C2o pin will continue to operate. In STBUS mode the EN1 and EN2 pins will stop toggling if the frame pulse ( $\overline{\mathrm{FOi}}$ ) is not applied every frame.

## Master Clock (MCLK)

A minimum 4096 kHz master clock is required for execution of the transcoding algorithm. The algorithm requires 512 cycles of MCLK during one frame for proper operation. For SSI operation this input, at the MCLK pin, may be asynchronous with the 8 kHz frame provided that the lowest frequency and deviation due to clock jitter still meets the strobe period requirement of a minimum of $512 \mathrm{t}_{\mathrm{C} 4 \mathrm{P}}$ $25 \% \mathrm{t}_{\mathrm{C} 4 \mathrm{P}}$ (see Figure 3). For example, a system producing large jitter values can be accommodated by running an over-speed MCLK that will ensure a minimum 512 MCLK cycles per frame is obtained. The minimum MCLK period is 61 nSec , which translates to a maximum frequency of 16.384 MHz . Extra MCLK cycles (>512/frame) are acceptable since the transcoder is aligned by the appropriate strobe signals each frame.


Figure 3 - MCLK Minimum Requirement

## Bit Clock (BCLK)

For SSI operation the bit rate, for both ADPCM and PCM ports, is determined by the clock input at BCLK. BCLK must be eight periods in duration and synchronous with the 8 kHz frame inputs at ENB1 and ENB2. Data is sampled at PCMi1/2 and at ADPCMi concurrent with the falling edge of BCLK. Data is available at PCMo1/2 and ADPCMo concurrent with the rising edge of BCLK. BCLK may be any rate between 128 kHz and 4096 kHz . For STBUS operation BCLK is ignored (tie to $\mathrm{V}_{\mathrm{SS}}$ ) and the bit rate is internally set to 2048 kbit/s.


Figure 4 - SSI 8-Bit Companded PCM Relative Timing


Figure 5 - SSI 16-Bit Linear PCM Relative Timing


Figure 6-SSI PCM and ADPCM Bypass Relative Timing


Figure 7 - ST-BUS 8-bit Companded PCM Relative Timing


Figure 8 - ST-BUS 16-bit Linear PCM Relative Timing


Figure 9-ST-BUS PCM and ADPCM Bypass Relative Timing

## Processing Delay Through the Device

In order to accommodate variable rate PCM and ADPCM interfaces, the serial input and output streams require a complete frame to load internal shift registers. Internal frame alignment of the encoding/decoding functions are taken from either of the F0i or ENB1 \& ENB2 input strobes depending upon the device operating mode (i.e., ST-BUS or SSI). The encoding/decoding of all channels then takes one frame to complete before the output buffers are loaded. This results in a two frame transcoding delay. The two frame delay also applies to the D and C channels and to the PCM and ADPCM bypass functions.(See Figure 10.)

Note: When changing the relative positions of the ENB1 and ENB2 strobes, precaution must be taken to ensure that two conditions are met. They are:

1) There must be at least 512 master clock cycles between consecutive rising edges of ENB1. This condition also holds true for ENB2.
2) The ENB1 strobe must alternate with the ENB2 strobe.

Violation of these requirements may cause noise on the output channels.

## Applications

Figure 11 depicts an ISDN line card utilizing the MT8910 'U' interface transciever and MT9126 ADPCM transcoder. This central office application implements the network end of a Pair-Gain system. Figure 12 shows Mitel devices used to construct the remote Pair-Gain loop terminator.

Figure 13 depicts an ADPCM to linear PCM converter for applications where further, value added, functions are being performed via digital signal processor. Access to linear coded PCM reduces the overhead of the DSP by removing the need for a companded to linear conversion. The linear PCM capability of the ADPCM transcoder in conjunction with the frame alignment signal EN1 allows direct connection to the serial port of both Motorola and Texas Instruments Digital Signal Processors. Daisy-chaining via the delayed frame strobe output ensures that the ADPCM array is distributed over the complete 2048 kbit bandwidth. If the DSP has a second serial port then access to the processed PCM can be had directly. For processors with only one serial port the MT8920 connected to the DSP parallel port will provide serial access by parallel to serial conversion. The same daisychained arrangement of Quad ADPCM transcoders will provide a general system resource for PCMADPCM conversion by setting the device to nonlinear operation.


Figure 10 - Data Throughput


Figure 11 - ISDN Line Card with 32 kbit/s ADPCM

Figure 12 - Pair Gain Remote Terminal utilzing Mitel Components


Figure 13-ST-BUS to DSP Platform

Absolute Maximum Ratings*

|  | Parameter | Symbol | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ | -0.3 | 7.0 | V |
| 2 | Voltage on any I/O pin | $\mathrm{V}_{\mathrm{i}} \mid \mathrm{V}_{\mathrm{o}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 3 | Continuous Current on any I/O pin | $\mathrm{I}_{\mathrm{i}} \mid \mathrm{I}_{0}$ |  | $\pm 20$ | mA |
| 4 | Storage Temperature | $\mathrm{T}_{\mathrm{ST}}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| 5 | Package Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ |  | 500 | mW |

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground ( $\mathrm{V}_{\mathrm{ss}}$ ) unless otherwise stated.

|  | Characteristics | Sym | Min | Typ $^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 4.5 | 5.0 | 5.5 | V |  |
| 2 | TTL Input High Voltage |  | 2.4 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V | 400 mV noise margin |
| 3 | TTL Input Low Voltage |  | $\mathrm{V}_{\mathrm{SS}}$ |  | 0.4 | V | 400 mV noise margin |
| 4 | CMOS Input High Voltage |  | 4.5 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |  |
| 5 | CMOS Input Low Voltage |  | $\mathrm{V}_{\mathrm{SS}}$ |  | 0.5 | V |  |
| 6 | Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |  |

$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.
DC Electrical Characteristics - Voltages are with respect to ground ( $\mathrm{V}_{\mathrm{ss}}$ ) unless otherwise stated.

|  |  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | Supply Current | $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & \mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  | 5 | 100 | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \hline \overline{\mathrm{PWRDN}}=0 \\ & \overline{\text { PWRDN }}=1, \text { clocks active } \end{aligned}$ |
| 2 |  | Input HIGH voltage (TTL) | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 |  |  | V |  |
| 3 |  | Input LOW voltage (TTL) | $\mathrm{V}_{\mathrm{IL}}$ |  |  | 0.8 | V |  |
| 4 | $\stackrel{\text { M }}{\text { c }}$ | Input HIGH voltage (CMOS) | $\mathrm{V}_{\text {IHC }}$ | 3.5 |  |  | V |  |
| 5 | L | Input LOW voltage (CMOS) | $\mathrm{V}_{\text {ILC }}$ |  |  | 1.5 | V |  |
| 6 |  | Input leakage current | $\mathrm{I}_{\mathrm{HH}} / \mathrm{ILL}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {DD }}$ |
| 7 |  | High level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{l}_{\mathrm{OL}}=5.0 \mathrm{~mA}$ |
| 8 |  | Low level output voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=5.0 \mathrm{~mA}$ |
| 9 |  | High impedance leakage | loz |  | 1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| 10 |  | Output capacitance | C |  | 10 |  | pF |  |
| 11 |  | Input capacitance | $\mathrm{C}_{i}$ |  | 8 |  | pF |  |
| 12 | $\begin{array}{\|l\|l} \hline P \\ \text { W } \\ \text { R } \\ D \\ N \end{array}$ | Positive Threshold Voltage Hysteresis Negative Threshold Voltage | $\begin{aligned} & \mathrm{V}_{+} \\ & \mathrm{V}_{\mathrm{H}} \\ & \mathrm{~V}_{-} \end{aligned}$ | 3.7 | 1.0 | 1.3 | V V V |  |

$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.

* DC Electrical Characteristics are over recommended temperature and supply voltage.

AC Electrical Characteristics ${ }^{\dagger}$ - Serial PCM/ADPCM Interfaces (see Figure 14)
Voltages are with respect to ground $\left(V_{S S}\right)$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\dagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | BCLK Clock High | $\mathrm{t}_{\mathrm{BCH}}$ | 80 |  |  | ns |  |
| 2 | BCLK Clock Low | $\mathrm{t}_{\mathrm{BCL}}$ | 80 |  |  | ns |  |
| 3 | BCLK Period | $\mathrm{t}_{\mathrm{BCP}}$ | 200 |  | 7900 | ns |  |
| 4 | Data Output Delay (excluding first bit) | $t_{\text {DD }}$ |  | 60 |  | ns | $C_{L}=150 p F / / R_{L}=1 \mathrm{~K}$ |
| 5 | Output Active to High Z | $t_{\text {AHZ }}$ |  | 60 |  | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K}$ |
| 6 | Strobe Signal Setup | $\mathrm{t}_{\text {sss }}$ | 80 |  | $\begin{gathered} \mathrm{t}_{\mathrm{BCLL}} \\ 80 \end{gathered}$ | ns |  |
| 7 | Strobe Signal Hold | ${ }_{\text {tSSH }}$ | 80 |  | $\begin{gathered} \mathrm{t}_{\mathrm{BCL}}- \\ 80 \end{gathered}$ | ns |  |
| 8 | Data Input Setup | $\mathrm{t}_{\text {DIS }}$ | 50 |  |  | ns |  |
| 9 | Data Input Hold | $\mathrm{t}_{\text {DIH }}$ | 50 |  |  | ns |  |
| 10 | Strobe to Data Delay (first bit) | $\mathrm{t}_{\text {SD }}$ |  | 60 |  | ns | $C_{L}=150 p F / / R_{L}=1 \mathrm{~K}$ |
| 11 | $\overline{\text { F0i Setup }}$ | $\mathrm{t}_{\text {Fois }}$ | 50 | 122 | 150 | ns |  |
| 12 | $\overline{\text { FOi }}$ Hold | $\mathrm{t}_{\text {FOiH }}$ | 50 | 122 | 150 | ns |  |
| 13 | MCLK ( $\overline{\mathrm{C4i}})$ duty cycle | $\begin{gathered} \mathrm{t}_{\mathrm{H}} / \mathrm{t}_{\mathrm{L}} \\ \mathrm{x} 100 \end{gathered}$ | 40 | 50 | 60 | \% |  |
| 14 | $\overline{\text { F0od Delay }}$ | $\mathrm{t}_{\text {DFD }}$ |  |  | 60 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K}$ |
| 15 | FOod Pulse Width | $t_{\text {DFW }}$ |  | 244 |  | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K}$ |
| 16 | MCLK ( $\overline{\mathrm{C4i}})$ period | $\mathrm{t}_{\text {C4P }}$ | 61 |  | 244.2 | ns |  |
| 17 | Data Output delay | $\mathrm{t}_{\text {DSD }}$ |  |  | 95 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K}$ |
| 18 | Data in Hold time | $\mathrm{t}_{\text {DSH }}$ | 50 |  |  | ns |  |
| 19 | Data in Setup time | $\mathrm{t}_{\text {DSS }}$ | 50 |  |  | ns |  |

$\dagger$ Timing is over recommended temperature \& power supply voltages.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 14-Serial Port Timing

## AC Electrical Characteristics ${ }^{\dagger}$ - ST-BUS C2o Conversion

Voltages are with respect to ground $\left(\mathrm{V}_{\mathrm{SS}}\right)$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ $^{\dagger}$ | Max | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Delay MCLK falling to C2o rising | $\mathrm{t}_{\mathrm{D} 1}$ |  | 100 |  | ns | $150 \mathrm{pF} / / 1 \mathrm{~K}$ Load |
| 2 | Delay MCLK falling to Enable | $\mathrm{t}_{\mathrm{D} 2}$ |  | 100 |  | ns | $150 \mathrm{pF} / / 1 \mathrm{~K}$ Load |



Figure 15 - ST-BUS Timing for External Signal Generation

AC Electrical Characteristics ${ }^{\dagger}$ - Mode Select Timing (see Figures 16 \& 17)
Voltages are with respect to ground $\left(\mathrm{V}_{\mathrm{SS}}\right)$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ $^{\dagger}$ | Max | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Mode Select Setup | $\mathrm{t}_{\text {SU }}$ | 500 |  |  | ns | MCLK=4096 kHz |
| 2 | Mode Select Hold | $\mathrm{t}_{\text {HOLD }}$ | 500 |  |  | ns |  |

$\dagger$ Timing is over recommended temperature \& power supply voltages.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only: not guaranteed and not subject to production testing.


Figure 16-SSI Mode Select Set-up and Hold Timing


Refer to Figure 14 for ST-BUS $\overline{\mathrm{FOi}}$ timing.
Figure 17-ST-BUS Mode Select Set-up and Hold Timing

Notes:

