

The PDSP16330 is a high speed digital CMOS IC that converts Cartesian data (Real and Imaginary) into Polar form (Magnitude and Phase), at rates up to 10MHz. Cartesian 16+16 bit 2's complement or Sign-Magnitude data is converted into 16 bit Phase format. The Magnitude output may be scaled in amplitude by powers of 2. The Phase output represents a full $2 \times \pi$ field to eliminate phase ambiguities.

Polyimide is used as an inter-layer dielectric and as glassivation.

FEATURES

- 10MHz Cartesian to Polar Conversion
- 16-Bit Cartesian Inputs
- 16-Bit Magnitude Output
- 12-Bit Phase Output
- 2's Complement or Sign-Magnitude Input Formats
- Three-state Outputs and Independent Data Enables Simplify System Interfacing
- Magnitude Scaling Facility with Overflow Flag
- Less than 400 mW Power Dissipation at 10MHz
- 100 pin CQFP Package

APPLICATIONS

- Digital Signal Processing
- Digital Radio
- Radar Processing
- Sonar Processing
- Robotics




Fig.1 Pin connections - QFP Package

| | | | | |
|------|----------|----------|----------|----------|
| Rev | A | B | C | D |
| Date | FEB 1992 | MAR 1993 | OCT 1995 | NOV 1998 |

ASSOCIATED PRODUCTS

- PDSP16112** 16 X 12 Complex Multiplier
- PDSP16116** 16 X 16 Complex Multiplier
- PDSP16318** Complex Accumulator
- PDSP16350** I/Q Splitter and NCO
- PDSP16510A** Stand Alone FFT Processor

ORDERING INFORMATION

- PDSP16330/MC/GC1R** (10MHz - QFP Package, MIL-STD-883 Screening)




Fig.2 Block diagram

PDSP16330 MC

FUNCTIONAL DESCRIPTION

The PDSP16330 converts incoming Cartesian Data into the equivalent Polar Values. The device accepts new 16 + 16 bit complex data every cycle, and delivers a 16 bit + 12 bit Polar equivalent after 24 clock cycles. The input data can be in 2s' Complement or Sign Magnitude format selected via the FORM input. The output is in a magnitude format for both the Magnitude output and the Phase. Phase data is zero for data with a zero Y input and positive X, and is 400 hex for zero X data and positive Y, is 800 hex for zero Y data and negative X, and is C00 hex for zero X and negative Y. The LSB weighting (bit 0) is $2 \times \pi/4096$ radians. The 16 bit Magnitude result may be scaled by shifting one, two, or three places in the more significant direction, effectively multiplying the Magnitude result by 2, 4 or 8 respectively. Any of these shifts can under certain conditions cause an invalid result to be output from the device. Under these circumstances the OVR output will become active. The PDSP16330 has independent clock enables and three state output controls for all ports.

FORM

This input selects the format of the X and Y input data. A low level on FORM indicates that the Input data is twos' complement format (Note: input data 8000 hex is not valid in 2s' complement mode). This input refers to the format of the current Input data and may be changed on a per cycle basis if desired. The level of FORM is latched at the same time as the data to which it refers.

S1-0

These inputs select the scaling factor to be applied to the Magnitude output. They are latched by the rising edge of CLK and determine the scaling of the output in the cycle after they are loaded into the device. The scale factor applied is determined by the table. Should the scaling factor applied cause an invalid Magnitude result to be output on the M Port, then the OVR Flag will become active for the period that the M Port output is invalid.

| S1 | S0 | Scaling Factor |
|----|----|----------------|
| 0 | 0 | x1 |
| 0 | 1 | x2 |
| 1 | 0 | x4 |
| 1 | 1 | x8 |

The output number range is from 0 to 2 when the scaling factor is set at x1.

PIN DESCRIPTIONS

| Symbol | Pin Name and Description |
|------------------|--|
| CLK | Clock: Common Clock to device Registers. Register contents change on the rising edge of clock. Both pins must be connected. |
| $\overline{CE}X$ | Clock Enable: Clock Enable for X Port. The clock to the X port is enabled by a low level. |
| $\overline{CE}Y$ | Clock Enable: Clock Enable for Y Port The clock to the Y port is enabled by a low level. |
| X15-X0 | X Data Input Data presented to this input is loaded into the device by the rising edge of CLK. X15 is the MSB |
| Y15-Y0 | Y Data Input Data presented to this input is loaded into the device by the rising edge of CLK. Y15 is the MSB |
| M15-M0 | M Data Output: Magnitude data generated by the device is output on this port. Data changes on the rising edge of CLK, M15 is the MSB. The weighting of M15 is determined by the Scale factor selected . |
| P11-P0 | P Data Output: Phase data generated by the device is output on this port. Data changes on the rising edge of CLK, P11 is the MSB. The weighting of P11 is π radians. |
| $\overline{OE}M$ | Output Enable: Output Enable for M Port. The M Port is in a high impedance state when this input is high. |
| $\overline{OE}P$ | Output Enable: Output Enable for P Port. The P Port is in a high impedance state when this input is high. |
| FORM | Format Select This input selects the format of the Cartesian Data input on the X and Y ports. This input is latched by the rising edge of CLK, and is applied at the same time as the data to which it refers. A low level indicates that two's complement data is applied, a high indicates Sign-Magnitude |
| S1-S0 | Scaling Control: Control input for scaling of Magnitude Data. This input is latched by the rising edge of CLK, and determines the scaling to be applied to the Magnitude result. The Scaling is applied to the output data in the cycle following the cycle in which the control was latched. |
| OVR | Overflow: Overflow flag. This signal becomes active if the scaling currently selected causes an invalid value to be presented to the Magnitude output. |
| Vcc | +5V supply. All Vcc pins must be connected. |
| GND | 0V supply. All GND pins must be connected. |

INPUT DATA RANGE

| 2's Complement | Sign Magnitude |
|----------------|----------------|
| 7FFF | 7FFF |
| . | . |
| . | . |
| . | . |
| 0001 | 0001 |
| 0000 | 0000 |
| FFFF | 8000 |
| . | . |
| . | . |
| . | . |
| 8001 | FFF |

PIN FUNCTION

| Pin No. GC | Function | Pin No. GC | Function | Pin No. GC | Function |
|---------------|-----------------|---------------|-------------------------|---------------|-------------------------|
| 91 | M7 | 23 | YO | 59 | X1 |
| 92 | M6 | 24 | $\overline{\text{CEY}}$ | 60 | X2 |
| 93 | M5 | 25 | CLK | 61 | X3 |
| 94 | M4 | 26 | V _{cc} | 62 | X4 |
| 95 | M3 | 31 | GND | 63 | X5 |
| 96 | M2 | 32 | GND | 64 | X6 |
| 97 | M1 | 33 | GND | 65 | X7 |
| 98 | M0 | 34 | GND | 66 | X8 |
| 99 | S0 | 35 | GND | 67 | X9 |
| 100 | S1 | 36 | GND | 68 | X10 |
| 1 | GND | 37 | GND | 69 | X11 |
| 6 | V _{cc} | 38 | $\overline{\text{OEP}}$ | 70 | X12 |
| 7 | FORM | 39 | P0 | 71 | X13 |
| 8 | Y15 | 40 | P1 | 72 | X14 |
| 9 | Y14 | 41 | P2 | 73 | X15 |
| 10 | Y13 | 42 | P3 | 74 | CLK |
| 11 | Y12 | 43 | P4 | 75 | OVR |
| 12 | Y11 | 44 | P5 | 76 | V _{cc} |
| 13 | Y10 | 45 | P6 | 81 | GND |
| 14 | Y9 | 46 | P7 | 82 | $\overline{\text{OEM}}$ |
| 15 | Y8 | 47 | P8 | 83 | M15 |
| 16 | Y7 | 48 | P9 | 84 | M14 |
| 17 | Y6 | 49 | P10 | 85 | M13 |
| 18 | Y5 | 50 | P11 | 86 | M12 |
| 19 | Y4 | 51 | GND | 87 | M11 |
| 20 | Y3 | 52 | V _{cc} | 88 | M10 |
| 21 | Y2 | 57 | $\overline{\text{CEX}}$ | 89 | M9 |
| 22 | Y1 | 58 | X0 | 90 | M8 |

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated): T_{amb} (Military) = -55°C to + 125°C
V_{cc} (Military) = 5.0V ± 10%, GND = 0V

STATIC CHARACTERISTICS

| Characteristic | Symbol | Value | | | Units | Sub-group | Conditions |
|----------------------------------|-----------------|-------|------|-------|-------|-----------|---|
| | | Min. | Typ. | Max. | | | |
| * Output high voltage | V _{OH} | 2.4 | | | V | 1,2,3 | IOH = 3.2mA IOL = -3.2mA |
| * Output low voltage | V _{OL} | | | 0.6 | V | 1,2,3 | |
| * Input high voltage (CMOS) | V _{IH} | 3.0 | | | V | 1,2,3 | Inputs $\overline{\text{CEX}}$, $\overline{\text{CEY}}$ and CLK only Inputs CEX, CEY and CLK only |
| * Input low voltage (CMOS) | V _{IL} | | | 1.0 | V | 1,2,3 | |
| * Input high voltage (TTL) | V _{IH} | 2.2 | | | V | 1,2,3 | All other inputs |
| * Input low voltage (TTL) | V _{IL} | | | 0.8 | V | 1,2,3 | |
| * Input leakage current (Note 1) | I _{IL} | -10 | | + 120 | μA | 1,2,3 | GND ≤ V _{IN} ≤ V _{CC} |
| † Input capacitance | C _{IN} | | 10 | | pF | | |
| * Output leakage current | I _{oz} | -50 | | + 50 | μA | 1,2,3 | GND ≤ V _{IN} ≤ V _{CC} V _{cc} = Max |
| † Output SC current | I _{OS} | -50 | | 230 | mA | | |

NOTES

1. All inputs except clock inputs have high value pull-down resistors
2. All parameters marked * are tested during production. Parameters marked † are guaranteed by design and characterisation.

SWITCHING CHARACTERISTICS

| Characteristic | Value | | Units | Sub-group | Conditions |
|---|-----------|------|--------|-----------|--|
| | PDSP16330 | | | | |
| | Min. | Max. | | | |
| † Input data setup to clock rising edge | 15 | | ns | | |
| † Input data Hold after clock rising edge | 2 | | ns | | |
| † CEX, CEY Setup to clock rising edge | 30 | | ns | | |
| † CEX, CEY Hold after clock rising edge | 0 | | ns | | |
| † FORM, S1:0 Setup to clock rising edge | 15 | | ns | | |
| † FORM, S1:0 Hold after clock rising edge | 7 | | ns | | |
| † Clock rising edge to valid data | 5 | 40 | ns | | 2 x LSTTL + 20pF |
| * Clock period | 100 | | ns | 9,10,11 | |
| † Clock high time | 25 | | ns | | |
| † Clock low time | 25 | | ns | | |
| † Latency | 24 | 24 | cycles | | |
| † OEM, OEP low to data high data valid | | 30 | ns | | 2 x LSTTL + 20pF |
| † OEM, OEP low to data low data valid | | 30 | ns | | 2 x LSTTL + 20pF |
| † OEM, OEP high to data high impedance | | 30 | ns | | 2 x LSTTL + 20pF |
| † OEM, OEP low to data high impedance | | 30 | ns | | 2 x LSTTL + 20pF |
| † Vcc current (TTL input levels) | | 110 | mA | | V _{CC} = Max Outputs unloaded Clock freq. = Max |
| † Vcc current (CMOS input levels) | | 70 | mA | | V _{CC} = Max Outputs unloaded Clock freq. = Max |

NOTES

- LSTTL is equivalent to I_{OH} = 20µA, I_{OL} = -0.4mA
- Current is defined as negative into the device
- CMOS input levels are defined as: V_{IH} = V_{DD} - 0.5V, V_{IL} = +0.5V
- All parameters marked * are tested during production.
Parameters marked † are guaranteed by design and characterisation.
- All timings are dependent on silicon speed. This speed is tested by measuring clock period.
This guarantees all other timings by characterisation and design.

ABSOLUTE MAXIMUM RATINGS

| | |
|---|---------------------|
| Supply voltage, V _{CC} | -0.5V to + 7.0V |
| Input voltage, V _{IN} | -0.5V to VCC + 0.5V |
| Output voltage, V _{OUT} | -0.5V to VCC + 0.5V |
| Clamp diode current per pin, I _K (see Note 2) | ±18mA |
| Static discharge voltage (HMB), V _{STAT} | 500V |
| Storage temperature. T _{stg} | -65°C to + 150°C |
| Ambient temperature with power applied T _{amb} : | |
| Military | -55 °C to + 125 °C |
| Package power dissipation P _{TOT} | 1200mW |
| Junction temperature | 150 °C |

THERMAL CHARACTERISTICS

| | |
|--------------|----------------------|
| Package Type | θ _{JC} °C/W |
| GC | 12 |

NOTES

- Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.
- Maximum dissipation or 1 second should not be exceeded; only one output to be tested at any one time.
- Exposure to Absolute Maximum Ratings for extended periods may affect device reliability




Fig.2 Three state delay measurement load

Part No: PDSP16330/A Pythagoras Processor
 Package Type: AC84/GC100



| Pin No.4 GC | Con. | Pin No. GC | Con. | Pin No. GC | Con. | Pin No. GC | Con. |
|----------------|------|---------------|------|---------------|------|---------------|------|
| 76 | V1 | 49 | N/C | 41 | N/C | 6 | V1 |
| 74 | V1 | 84 | N/C | 37 | 0v | 7 | 0v |
| 73 | 0v | 82 | 0v | 42 | N/C | 10 | V1 |
| 71 | 0v | 70 | 0v | 93 | N/C | 13 | V1 |
| 68 | 0v | 66 | 0v | 94 | N/C | 15 | V1 |
| 67 | 0v | 65 | 0v | 92 | N/C | 19 | V1 |
| 64 | 0v | 50 | N/C | 40 | N/C | 22 | V1 |
| 61 | 0v | 48 | N/C | 38 | 0v | 25 | V1 |
| 59 | 0v | 86 | N/C | 39 | N/C | 31 | 0v |
| 58 | 0v | 85 | N/C | 96 | N/C | 33 | 0v |
| 51 | 0v | 47 | N/C | 97 | N/C | 1 | 0v |
| 83 | N/C | 46 | N/C | 35 | 0v | 8 | V1 |
| 81 | 0v | 89 | N/C | 36 | 0v | 9 | V1 |
| 75 | N/C | 88 | N/C | 98 | N/C | 11 | V1 |
| 72 | 0v | 87 | N/C | 100 | V1 | 14 | V1 |
| 69 | 0v | 45 | N/C | 12 | V1 | 20 | V1 |
| 62 | 0v | 44 | N/C | 16 | V1 | 18 | V1 |
| 63 | 0v | 43 | N/C | 17 | V1 | 21 | V1 |
| 60 | 0v | 95 | N/C | 32 | 0v | 23 | V1 |
| 57 | 0v | 90 | N/C | 34 | 0v | 24 | 0v |
| 52 | V1 | 91 | N/C | 99 | V1 | 26 | V1 |

VDD max = +5.0V = V1

N/C = not connected

(All GC100 pins not specified are N/C)

Fig.3 Life Test/Burn-in connections
 NOTE: PDA is 5% and based on groups 1 and 7



| Symbol | Control Dimensions in millimetres | | Altern. Dimensions in inches | |
|--------------|--------------------------------------|-------|---------------------------------|-------|
| | MIN | MAX | MIN | MAX |
| A | --- | 3.25 | --- | 0.128 |
| A1 | 0.15 | --- | 0.006 | --- |
| A2 | --- | 2.84 | --- | 0.112 |
| D | 23.4 | 24.15 | 0.921 | 0.951 |
| D1 | 20.0 | | 0.787 | |
| D3 | 18.85 | REF | 0.742 | REF |
| E | 17.4 | 18.15 | 0.685 | 0.715 |
| E1 | 14.0 | | 0.551 | |
| E3 | 12.60 | REF | 0.486 | REF |
| L | 0.50 | 1.10 | 0.020 | 0.043 |
| e | 0.65 BSC | | 0.026 BSC | |
| B | 0.30 | 0.46 | 0.012 | 0.018 |
| C | 0.13 | 0.23 | 0.005 | 0.009 |
| Pin features | | | | |
| N | 100 | | | |
| ND | 30 | | | |
| NE | 20 | | | |
| NOTE | RECTANGULAR | | | |

- NOTES:
 1. PIN 1 IDENTIFICATION WILL BE EITHER A DOT OR A CUTOUT
 2. This drawing supersedes 418/ED/51380/005 issue 9

© Mitel 1999 All rights reserved.






| | | | | | |
|--------|---------|--|--|--|--|
| ISSUE | 1 | | | | |
| ACN | 207465 | | | | |
| DATE | 10SEP99 | | | | |
| APPRD. | | | | | |

MITEL SEMICONDUCTOR

ORIGINATING SITE: Swindon

Title: Outline Drawing for
 100 Lead CQFP (GG)
 (14 x 20)mm Body+3.9mm

Drawing Number
 GPD00601



NOTE:
 1. Outline is intended to be footprint compatible with JEDEC MS-022 variation GC-1
 2. Dimension 'L' is obtained by measuring, in a horizontal plane, from lead outer end, to a perpendicular dropped from the point where 'Gauge Plane' crosses lead inner edge.

| CONTROL DIMENSIONS (mm) | | | |
|---------------------------|------------|------|------|
| SYMBOL | MIN. | NOM. | MAX. |
| A | | | 3.40 |
| A1 | 0.25 | | 0.50 |
| A2 | 2.19 | 2.50 | 2.90 |
| D | 17.20BSC. | | |
| D1 | 14.00BSC. | | |
| D2 | 12.35 BSC. | | |
| D3 | 10.50BSC. | | |
| E | 23.20BSC. | | |
| E1 | 20.00BSC. | | |
| E2 | 18.85BSC. | | |
| E3 | 16.50BSC. | | |
| e | 0.65 BSC. | | |
| b | 0.22 | | 0.40 |
| c | 0.11 | | 0.23 |
| R1 | 0.13 | | |
| R2 | 0.13 | | 0.3 |
| ϕ | 0° | | 7° |
| $\phi 1$ | 0° | | |
| L | 0.73 | | 1.03 |
| L1 | 0.25BASIC | | |
| ccc | | 0.10 | |
| ddd | | 0.13 | |

© Mitel 1999 All rights reserved.

| | | | | | |
|--------|---------|---------|--|--|--|
| ISSUE | 1 | 2 | | | |
| ACN | 204994 | 207453 | | | |
| DATE | 11AUG98 | 16SEP99 | | | |
| APPRD. | | | | | |

MITEL SEMICONDUCTOR

ORIGINATING SITE: Swindon
 Title: Customer Outline Drawing for 100 Lead CQFP (GC) (14x20x2.5)mm, Body+3.2 mm
 Drawing Number
 GPD00557



<http://www.mitelsemi.com>

World Headquarters - Canada

Tel: +1 (613) 592 2122
Fax: +1 (613) 592 6909

North America

Tel: +1 (770) 486 0194
Fax: +1 (770) 631 8213

Asia/Pacific

Tel: +65 333 6193
Fax: +65 333 6192

**Europe, Middle East,
and Africa (EMEA)**

Tel: +44 (0) 1793 518528
Fax: +44 (0) 1793 518581

Information relating to products and services furnished herein by Mitel Corporation or its subsidiaries (collectively "Mitel") is believed to be reliable. However, Mitel assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Mitel or licensed from third parties by Mitel, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Mitel, or non-Mitel furnished goods or services may infringe patents or other intellectual property rights owned by Mitel.

This publication is issued to provide information only and (unless agreed by Mitel in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Mitel without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Mitel's conditions of sale which are available on request.

M Mitel (design) and ST-BUS are registered trademarks of MITEL Corporation
Mitel Semiconductor is an ISO 9001 Registered Company
Copyright 1999 MITEL Corporation
All Rights Reserved
Printed in CANADA

TECHNICAL DOCUMENTATION - NOT FOR RESALE