

TRANSFER-MOLD TYPE INSULATED TYPE



APPLICATION


AC200V three-phase inverter drive for small power motor control.




* **Note:** The values used in the above figure are tentative.



TRANSFER-MOLD TYPE INSULATED TYPE







TRANSFER-MOLD TYPE INSULATED TYPE

MAXIMUM RATINGS (Tj = 25°C, unless otherwise noted) INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N	500	V
VCES	Collector-emitter voltage		600	V
±IC	Each IGBT collector current	Tc = 25°C	5	A
±ICP	Each IGBT collector current (peak)	Tc = 25°C, instantaneous value (pulse)	10	A
PC	Collector dissipation	Tc = 25°C, per 1 chip	20	W
Tj	Junction temperature	(Note 1)	-20~+150	°C

Note 1 : The maximum junction temperature rating of the power chips integrated within the DIP-IPM is 150°C (@ Tf \leq 100°C). However, to ensure safe operation of the DIP-IPM, the average junction temperature should be limited to T_{j(ave)} \leq 125°C (@ Tf \leq 100°C).


CONTROL (PROTECTION) PART

Symbol	Parameter	Condition	Ratings	Unit
Vd	Control supply voltage	Applied between VP1-VNC, VN1-VNC	20	V
Vdb	Control supply voltage	Applied between VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	20	V
VCIN	Input voltage	Applied between UP, VP, WP-VNC, UN, VN, WN-VNC	-0.5~+5.5	V
Vfo	Fault output supply voltage	Applied between FO-VNC	-0.5~VD+0.5	V
IFO	Fault output current	Sink current at Fo terminal	15	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~VD+0.5	V

TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
VCC(PROT)	Self protection supply voltage limit (short-circuit protection capability)	$V_D = 13.5 \sim 16.5V$, Inverter part T _j = 125°C, non-repetitive, less than 2 μ s	400	V
Tf	Heat-fin operation temperature	(Note 2)	-20~+100	°C
Tstg	Storage temperature		-40~+125	°C
Viso	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, connection pins to heat-sink plate	1500	Vrms

Note 2 : Tr MEASUREMENT POINT





TRANSFER-MOLD TYPE INSULATED TYPE

THERMAL RESISTANCE

Cumhal	Devenetor	O an altiture		Limits		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Rth(j-f)Q	Junction-to-heat sink thermal	Inverter IGBT part (per 1/6 module)	_	—	6.0	
Rth(j-f)F	resistance	Inverter FWDi part (per 1/6 module)		_	6.5	°C/W

ELECTRICAL CHARACTERISTICS (Tj = 25°C, unless otherwise noted) **INVERTER PART**

Currence of	Devementer	O an dition			Limits		Linit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
VCE(sat)	Collector-emitter saturation	VD = VDB = 15V	IC = 5A, Tj = 25°C	—	2.1	2.9	
	voltage	VCIN = 0V	IC = 5A, Tj = 125°C	—	2.2	3.2	V
VEC	FWDi forward voltage	Tj = 25°C, –IC = 5A, VCIN = 5V		—	1.7	2.9	V
ton		VCC = 300V, VD = 15	Vcc = 300V. Vp = 15V		0.6	1.1	
trr	7	IC = 5A, T _i = 125°C			0.1	—	
tc(on)	Switching times	Inductive load (upper-lower arm)		_	0.2	0.6	μs
toff	7	VCIN = $5 \leftrightarrow 0V$			1.1	2.2	
tc(off)					0.35	1.25	
ICES	Collector-emitter cut-off		Tj = 25°C		_	1.0	m 4
	current	VCE = VCES	Tj = 125°C		—	10	mA

CONTROL (PROTECTION) PART

Currah al	Devementer		Condition		Limits		- Unit
Symbol	Parameter	Condition		Min.	Тур.	Max.	Unit
Vd	Control supply voltage	Applied between	/p1-VNC, VN1-VNC	13.5	15.0	16.5	V
Vdb	Control supply voltage	Applied between	/UFB-VUFS, VVFB-VVFS, VWFB-VWFS	13.5	15.0	16.5	V
ID		VD = 15V, VCIN = 5V	Total of VP1-VNC, VN1-VNC	_	4.25	8.50	mA
	Circuit current	VDB = 15V, VCIN = 5V	VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	_	0.50	1.00	mA
	Circuit current	VD = 15V, VCIN = 0V	VP1-VNC, VN1-VNC	—	4.95	9.70	mA
		VDB = 15V, VCIN = 0V	VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	—	0.50	1.00	mA
VFOH		VSC = 0V, FO circu	uit : 10kΩ to 5V pull-up	4.9	—	_	V
VFOL	Fault output voltage	Vsc = 1V, Fo circu	uit : 10kΩ to 5V pull-up	—	0.8	1.2	V
VFOsat		VSC = 1V, IFO = 1	δmA	0.8	1.2	1.8	V
fpwm	PWM input frequency	Tj ≤ 125°C, Tf ≤ 100°C		_	15	—	kHz
tdead	Allowable deadtime	Relates to corresponding input signal for blocking arm shoot-through. $(Tf \le 100^{\circ}C)$		3.0	_	_	μs
VSC(ref)	Short-circuit trip level	Tj = 25°C, VD = 15	5V (Note 3)	0.45	0.5	0.55	V
UVDBt			Trip level	10.0	_	12.0	V
UVDBr	Supply circuit under-voltage	Ti ≤ 125°C	Reset level	10.5	—	12.5	V
UVDt	protection	1) 2 125 0	Trip level	10.3	—	12.5	V
UVDr	-		Reset level	10.8	—	13.0	V
tFO	Fault output pulse width	CFO = 22nF	(Note 4)	1.0	1.8	—	ms
Vth(on)	ON threshold voltage	11 side	Applied between:	0.8	1.4	2.0	v
Vth(off)	OFF threshold voltage	H-side	UP, VP, WP-VNC	2.5	3.0	4.0	
Vth(on)	ON threshold voltage	Laida	Applied between:	0.8	1.4	2.0	v
Vth(off)	OFF threshold voltage	L-side	UN, VN, WN-VNC	2.5	3.0	4.0	

Note 3: Short-circuit protection operates only at the low-arms. Please select the value of the external shunt resistor such that the SC trip level

4: Fault signal is outputted when the low-arm short-circuit or control supply under-voltage protective functions operate. The fault output pulse-width tFO depends on the capacitance value of CFO according to the following approximate equation. : CFO = (12.2 × 10⁻⁶) × tFO [F]



TRANSFER-MOLD TYPE INSULATED TYPE


MECHANICAL CHARACTERISTICS AND RATINGS

Decemeter	Condition		Limits			Unit
Parameter		onation	Min.	Тур.	Max.	Unit
Mounting torque	Mounting corows M2	Recommended 8kg.cm	—	8		kg∙cm
	Mounting screw : M3	Recommended 0.78N·m	—	0.78	—	N∙m
Weight			—	20	—	g
Heat-sink flatness	(Note 5)		-50	—	100	μm

RECOMMENDED OPERATION CONDITIONS

Curren al	Devenenter	Condition		11-11		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vcc	Supply voltage	Applied between P-N	0	300	400	V
Vd	Control supply voltage	Applied between VP1-VNC, VN1-VNC	13.5	15.0	16.5	V
Vdb	Control supply voltage	Applied between VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	13.5	15.0	16.5	V
$\Delta {\rm VD}, \Delta {\rm VDB}$	Control supply variation		-1	—	1.0	V/µs
tdead	Arm shoot-through blocking time	For each input signal	3	_	—	μs
fpwm	PWM input frequency	Tj ≤ 125°C, Tf ≤ 100°C		15	—	kHz
VCIN(ON)	Input ON voltage	Applied between UP, VP, WP-VNC		0~0.65		V
VCIN(OFF)	Input OFF voltage	Applied between UN, VN, WN-VNC		4.0~5.5		V


Note 5:





PS21312 TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 4 THE DIP-IPM INTERNAL CIRCUIT



* Note: The IGBTs gates and the HVICs COM terminals are connected to the dummy pins (not shown in Figure 4).



PS21312 TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 5 TIMING CHARTS OF THE DIP-IPM PROTECTIVE FUNCTIONS

[A] Short-Circuit Protection (Lower-arms only)

- (For the external shunt resistance and CR connection, please refer to Fig. 3.)
- a1. Normal operation : IGBT ON and carrying current.
- a2. Short-circuit current detection (SC trigger).
- a3. IGBT gate interrupt.
- a4. IGBT turns OFF.
- a5. Fo timer operation starts : The pulse width of the Fo signal is set by the external capacitor CFO.
- a6. Input "H" : IGBT OFF state.
- a7. Input "L" : IGBT ON state, but during the Fo active signal the IGBT doesn't turn ON.
- a8. IGBT OFF state.

Lower-arms control input	a6 a7
Protection circuit state	SET RESET
Internal IGBT gate	
Output current Ic(A)	A1 32 a4 3, a8
Sense voltage of the shunt resistance	SC referênce voltage
	CR circuit time constant DELAY (*Note)
Fault output Fo	a5

Note : The CR time constant safe guards against erroneous SC fault signals resulting from di/dt generated voltages when the IGBT turns ON. The optimum setting for the CR circuit time constant is 1.5~2.0µs.

[B] Under-Voltage Protection (N-side, UVD)

- a1. Normal operation : IGBT ON and carrying current.
- a2. Under-voltage trip (UVDt).
- a3. IGBT OFF inspite of control input condition.
- a4. Fo timer operation starts : The pulse width of the Fo signal is set by the external capacitor CFo.
- a5. Under-voltage reset (UVDr).
- a6. Normal operation : IGBT ON and carrying current.

Control input	
Protection circuit state	
Control supply voltage V _D UV _{Dr} U	V _{Dt} a2 a5
Output current Ic(A)	a3
Fault output Fo (N-side only)	a4




TRANSFER-MOLD TYPE INSULATED TYPE

[C] Under-Voltage Protection (P-side, UVDB)


a1. Control supply voltage rises : After the voltage level reachs UVDBr, the circuits start to operate when the next input is applied. a2. Normal operation : IGBT ON and carrying current. a3. Under-voltage trip (UVDBt).

- a4. IGBT OFF inspite of control input condition (there is no Fo signal output).
- a5. Under-voltage reset (UVDBr).
- a6. Normal operation : IGBT ON and carrying current.



Fault output Fo

Fig. 6 RECOMMENDED CPU I/O INTERFACE CIRCUIT




Note : RC coupling at each input (parts shown dotted) may change depending on the PWM control scheme used in the application and on the wiring impedance of the application's printed circuit board.



TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 7 TYPICAL DIP-IPM APPLICATION CIRCUIT EXAMPLE



- Note 1: To prevent the input signals oscillation, an RC coupling at each input is recommended, and the wiring of each input should be as short as possible. (Less than 2cm)
 - 2: By virtue of integrating an application specific type HVIC inside the module, direct coupling to CPU terminals without any opto-coupler or transformer isolation is possible.
 - 3 : Fo output is open collector type. This signal line should be pulled up to the positive side of the 5V power supply with approximately $5.1 k\Omega$ resistance.
 - 4 : Fo output pulse width should be decided by connecting an external capacitor between CFO and VNc terminals (CFO). (Example : CFO = $22 \text{ nF} \rightarrow \text{tFO} = 1.8 \text{ ms} (\text{typ.})$)
 - 5 Each input signal line should be pulled up to the positive side of the 5V power supply with approximately 4.7kΩ resistance (other RC coupling circuits at each input may be needed depending on the PWM control scheme used and on the wiring impedances of the system's printed circuit board). Approximately a 0.22~2µF by-pass capacitor should be used across each power supply connection terminals.
 - **6**: To prevent errors of the protection function, the wiring of A, B, C should be as short as possible.
 - 7: In the recommended protection circuit, please select the R1C5 time constant in the range of $1.5 \sim 2\mu s$.
 - 8: Each capacitor should be put as nearby the terminals of the DIP-IPM as possible.
 - **9**: To prevent surge destruction, the wiring between the smoothing capacitor and the P&N1 terminals should be as short as possible. Approximately a 0.1~0.22μF snubber capacitor between the P&N1 terminals is recommended.

