Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

PRELIMINARY

Some of contents are described for general products and are subject to change without notice.

DESCRIPTION

The M5M4V4S40CTP is a 2-bank x 131,072-word x 16-bit Synchronous DRAM, with LVTTL interface. All inputs and outputs are referenced to the rising edge of CLK. The M5M4V4S40CTP achieves very high speed data rates up to 83MHz, and is suitable for main memory or graphic memory in computer systems.

FEATURES

- Single 3.3v±0.3v power supply
- Clock frequency 83MHz / 67MHz
- Fully synchronous operation referenced to clock rising edge
- Dual bank operation controlled by BA(Bank Address)
- /CAS latency- 1/2/3 (programmable)
- Burst length- 1/2/4/8/FP (programmable)
- Sequential and interleave burst (programmable)
- Byte control by DQMU and DQML
- Random column access
- Auto precharge / All bank precharge controlled by A8
- Auto and self refresh
- 1024 refresh cycles /16.4ms
- LVTTL Interface
- 400-mil, 50-pin Thin Small Outline Package (TSOP II) with 0.8mm lead pitch

6-bit)	
and	Vdd		1	$-\bigcirc$	50	Vss
	DQ0		2		49	DQ15
o to	DQ1		3		48	DQ14
	VssQ		4		47	VssQ
nory	DQ2		5		46	DQ13
	DQ3		6		45	DQ12
	VddQ		7	Ę	44	VddQ
	DQ4		8	TSOP(II	43	DQ11
	DQ5		9	ů Č	42	DQ10
	VssQ		10	Ě	41	VssQ
	DQ6		11		40	DQ9
	DQ7		12	400mil 50pin	39	DQ8
	VddQ		13	d	38	VddQ
	DQML		14	20	37	NC
ge	/WE		15	_	36	DQMU
0	/CAS		16	'n	35	CLK
	/RAS		17	5	34	CKE
	/CS		18	Q	33	NC
	BA		19	А	32	NC
	A8		20		31	NC
	A0		21		30	A7
	A1		22		29	A6
	A2		23		28	A5
	A3		24		27	A4
	Vdd		25		26	Vss
CLK		• N	laste	r Clock		
CKE				Enable		
/CS			hip S			
/RAS			-	Address Strobe		
/CAS				in Address Strol	ha	
ICA5		. (Joiuli	in Autress Stro	ue	

: Write Enable

: Address Input

: Bank Address

: Power Supply

: Ground for Output

: Ground

: Power Supply for Output

: Upper Output Disable/ Write Mask

: Lower Output Disable/ Write Mask

: Data I/O

PIN CONFIGURATION

(TOP VIEW)

	Max. Frequency	CLK Access Time
M5M4V4S40CTP-12	83MHz	8ns
M5M4V4S40CTP-15	67MHz	9ns



/WE DQ0-15

DOMU

DOML

A0-8

Vdd

Vss

VssQ


VddQ

BA

Feb '97 Preliminary


M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM



Type Designation Code

These rules are only applied to the Synchronous DRAM family.





MITSUBISHI LSIs

SDRAM (Rev. 0.3)

Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

PIN FUNCTION

CLK	Input	Master Clock: All other inputs are referenced to the rising edge of CLK.
CKE	Input	Clock Enable: CKE controls the internal clock. When CKE is low, the internal clock for the following cycle is disabled. CKE is also used to select auto and self refresh. After self-refresh mode is started, CKE acts as an asynchronous input to maintain and exit the mode.
/CS	Input	Chip Select: When /CS is high, all commands are inhibited.
/RAS, /CAS, /WE	Input	/RAS, /CAS, and /WE are used to define basic commands.
A0-8	Input	A0-8 specify the Row and Column addresses within the selected bank. The Row Address is set by A0-8 and the Column Address is set by A0-7. A8 is also used to indicate the precharge option. When A8 is high during read or write command, an auto precharge is performed. When A8 is high during a precharge command, both banks are precharged.
ВА	Input	Bank Address: BA is not simply A9. BA specifies the bank to which a command is applied. BA must be set during the ACT, PRE, READ, and WRITE commands.
DQ0-15	Input / Output	Data In and data out are referenced to the rising edge of CLK.
DQML	Input	Lower Din(0-7) Mask; Lower Dout(0-7) Disable; When DQML is high during burst write Din(0-7) for the current cycle is masked. When DQML is high during burst read Dout(0-7) is disabled two cycles later.
DQMU	Input	Upper Din(8-15) Mask; Upper Dout(8-15) Disable; When DQMU is high during burst write Din(8-15) for the current cycle is masked. When DQMU is high during burst read Dout(8-15) is disabled two cycles later.
Vdd, Vss	Power Supply	Power Supply for the memory array and peripheral circuitry.
VddQ, VssQ	Power Supply	Power Supply for the output buffers only.



Feb '97 Preliminary


M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

BASIC FUNCTIONS

The M5M4V4S40CTP has the following basic functions, bank (row) activate, burst read/write, bank (row) precharge, and auto/self refresh. Each command is defined by the control signals (/RAS, /CAS and /WE) at the rising edge of CLK. The inputs /CS, CKE and A8 are used for chip select, refresh options, and precharge options, respectively.

Please see the command truth table for detailed definitions.



Activate (ACT) [/RAS =L, /CAS =/WE =H]

The ACT command activates a row in an idle bank. The bank address, BA, is used to select which of the two banks will be activated.

Read (READ) [/RAS =H, /CAS =L, /WE =H]

The READ command starts burst read from the active bank indicated by BA. The first output data appears after /CAS latency. If A8 =H when READ is issued the bank is automatically precharged after the last burst read (READA). *Note: READA is not valid for FP burst operations*.

Write (WRITE) [/RAS =H, /CAS =/WE =L]

The WRITE command starts burst write to the active bank indicated by BA. Total data length to be written is set by burst length. If A8 =H when WRITE is issued the bank is automatically precharged after the last burst write (WRITEA). *Note: WRITEA is not valid for FP burst operations*.

Precharge (PRE) [/RAS =L, /CAS =H, /WE =L]

The PRE command deactivates the active bank indicated by BA. This command also terminates burst read and write operations. If A8 =H when PRE is issued both banks are automatically precharged (PREA).

Auto-Refresh (REFA) [/RAS =/CAS =L, /WE =CKE =H]

The REFA command starts an auto-refresh cycle. The refresh address, including the bank address, is generated internally. After this command, the banks are precharged automatically.



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

COMMAND TRUTH TABLE

COMMAND	MNEMONIC	CKE n-1	CKE n	/CS	/RAS	/CAS	/WE	BA	A8	A0-7
Deselect	DESEL	Н	Х	Н	Х	Х	Х	Х	Х	Х
No Operation	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х
Row Address Entry & Bank Activate	ACT	н	x	L	L	н	Н	V	V	V
Single Bank Precharge	PRE	н	Х	L	L	н	L	V	L	Х
Precharge All Banks	PREA	н	Х	L	L	н	L	Х	н	Х
Column Address Entry & Write	WRITE	н	x	L	н	L	L	V	L	V
Column Address Entry & Write with Auto- Precharge	WRITEA	н	x	L	н	L	L	V	н	V
Column Address Entry & Read	READ	н	x	L	н	L	н	V	L	V
Column Address Entry & Read with Auto- Precharge	READA	н	x	L	н	L	н	V	н	v
Auto-Refresh	REFA	Н	Н	L	L	L	н	Х	Х	Х
Self-Refresh Entry	REFS	н	L	L	L	L	н	Х	Х	Х
Self-Refresh Exit	REFSX	L	н	н	Х	Х	Х	Х	Х	Х
Sell-Reliesh EXIL	REFOR	L	Н	L	Н	Н	Н	Х	Х	Х
Burst Terminate	TBST	н	Х	L	н	н	L	Х	Х	Х
Mode Register Set	MRS	Н	Х	L	L	L	L	V	L	V*1

H=High Level, L=Low Level, V=Valid, X=Don't Care, n=CLK cycle number

NOTE: 1. A7 =0, A0-A6 =Mode Address



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

FUNCTION TRUTH TABLE

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
IDLE	Н	Х	Х	Х	x	DESEL	NOP
	L	Н	Н	н	x	NOP	NOP
	L	Н	Н	L	Х	TBST	ILLEGAL*2
	L	Н	L	Х	BA, CA, A8	READ / WRITE	ILLEGAL*2
	L	L	Н	Н	BA, RA	ACT	Bank Active, Latch RA
	L	L	Н	L	BA, A8	PRE / PREA	NOP*4
	L	L	L	Н	Х	REFA	Auto-Refresh*5
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set*5
ROW ACTIVE	Н	Х	Х	Х	Х	DESEL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	TBST	NOP
	L	Н	L	Н	BA, CA, A8	READ / READA	Begin Read, Latch CA, Determine Auto-Precharge
	L	Н	L	L	BA, CA, A8	WRITE / WRITEA	Begin Write, Latch CA, Determine Auto-Precharge
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL*2
	L	L	Н	L	BA, A8	PRE / PREA	Precharge / Precharge All
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
READ	Н	Х	Х	Х	Х	DESEL	NOP (Continue Burst to END)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)
	L	Н	Н	L	Х	TBST	Terminate Burst
	L	Н	L	н	BA, CA, A8	READ / READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge*3
	L	Н	L	L	BA, CA, A8	WRITE / WRITEA	Terminate Burst, Latch CA, Begin Write, Determine Auto- Precharge*3
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL*2
	L	L	Н	L	BA, A8	PRE / PREA	Terminate Burst, Precharge
	L	L	L	Н	х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

FUNCTION TR	FUNCTION TRUTH TABLE (continued)												
Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action						
WRITE	Н	Х	Х	Х	х	DESEL	NOP (Continue Burst to END)						
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)						
	L	Н	Н	L	х	TBST	Terminate Burst						
	L	Н	L	Н	BA, CA, A8	READ / READA	Terminate Burst, Latch CA, Begin Read, Determine Auto- Precharge*3						
	L	Н	L	L	BA, CA, A8	WRITE / WRITEA	Terminate Burst, Latch CA, Begin Write, Determine Auto- Precharge*3						
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL*2						
	L	L	Н	L	BA, A8	PRE / PREA	Terminate Burst, Precharge						
	L	L	L	Н	Х	REFA	ILLEGAL						
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL						
READ with	Н	Х	Х	Х	Х	DESEL	NOP (Continue Burst to END)						
AUTO PRECHARGE	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)						
PRECHARGE	L	Н	Η	L	X TBST ILLEGAL		ILLEGAL						
	L	Н	L	Н	BA, CA, A8	READ / READA	ILLEGAL						
	L	Н	L	L	BA, CA, A8 WRITE / WRITEA ILLEGAL		ILLEGAL						
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL*2						
	L	L	Н	L	BA, A8	PRE / PREA	ILLEGAL*2						
	L	L	L	Н	Х	REFA	ILLEGAL						
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL						
WRITE with	Н	Х	Х	Х	Х	DESEL	NOP (Continue Burst to END)						
AUTO PRECHARGE	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)						
FRECHARGE	L	Н	Н	L	х	TBST	ILLEGAL						
	L	Н	L	Н	BA, CA, A8	READ / READA	ILLEGAL						
	L	Н	L	L	BA, CA, A8	WRITE / WRITEA	ILLEGAL						
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL*2						
	L	L	Н	L	BA, A8	PRE / PREA	ILLEGAL*2						
	L	L	L	Н	Х	REFA	ILLEGAL						
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL						



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

FUNCTION TRUTH TABLE (continued)

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
PRE -	Н	Х	Х	X X DE		DESEL	NOP (Idle after tRP)
CHARGING	L	н	Н	Н	х	NOP	NOP (Idle after tRP)
-	L	Н	Н	L	Х	TBST	ILLEGAL*2
-	L	Н	L	Х	BA, CA, A8	READ / WRITE	ILLEGAL*2
-	L	L	Н	Н	BA, RA	ACT	ILLEGAL*2
	L	L	Н	L	BA, A8	PRE / PREA	NOP*4 (Idle after tRP)
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
ROW	Н	Х	Х	Х	Х	DESEL	NOP (Row Active after tRCD)
ACTIVATING	L	Н	Н	Н	Х	NOP	NOP (Row Active after tRCD)
	L	Н	Н	L	Х	TBST	ILLEGAL*2
	L	Н	L	Х	BA, CA, A8	READ / WRITE	ILLEGAL*2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL*2
_	L	L	Н	L	BA, A8	PRE / PREA	ILLEGAL*2
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
WRITE RE-	Н	Х	Х	Х	Х	DESEL	NOP
COVERING	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	x	TBST	ILLEGAL*2
	L	Н	L	Х	BA, CA, A8	READ / WRITE	ILLEGAL*2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL*2
	L	L	Н	L	BA, A8	PRE / PREA	ILLEGAL*2
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

FUNCTION TRUTH TABLE (continued)

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
RE-	Н	Х	Х	Х	Х	DESEL	NOP (Idle after tRC)
FRESHING	L	Н	Н	Н	Х	NOP	NOP (Idle after tRC)
	L	Н	Н	L	X TBST		ILLEGAL
	L	Н	L	Х	BA, CA, A8	READ / WRITE	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL
	L	L	Н	L	BA, A8	PRE / PREA	ILLEGAL
	L	L	L	Н	х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
MODE	Н	Х	Х	Х	Х	DESEL	NOP (Idle after tRSC)
REGISTER SETTING	L	Н	Н	Н	х	NOP	NOP (Idle after tRSC)
SETTING	L	Н	Н	L	Х	TBST	ILLEGAL
	L	Н	L	Х	BA, CA, A8	READ / WRITE	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL
	L L H L BA, A8		PRE / PREA	ILLEGAL			
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

ABBREVIATIONS:

H=High Level, L=Low Level, X=Don't Care

BA=Bank Address, RA=Row Address, CA=Column Address, NOP=No Operation

NOTES:

1. All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.

2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank.

3. Must satisfy bus contention, bus turn around, write recovery requirements.

4. NOP to bank precharging or in idle state. May precharge bank indicated by BA.

5. ILLEGAL if any bank is not idle.

ILLEGAL = Device operation and/or data-integrity are not guaranteed.



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

FUNCTION TRUTH TABLE for CKE

Current State	CKE n-1	CKE n	/CS	/RAS	/CAS	/WE	Add	Action
SELF-	н	Х	Х	Х	Х	Х	Х	INVALID
REFRESH*1	L	Н	Н	Х	Х	Х	Х	Exit Self-Refresh (Idle after tRC)
	L	Н	L	Н	Н	Н	Х	Exit Self-Refresh (Idle after tRC)
	L	н	L	Н	Н	L	Х	ILLEGAL
	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-Refresh)
POWER	Н	Х	Х	Х	Х	Х	Х	INVALID
DOWN	L	н	Х	Х	Х	Х	Х	Exit Power Down to Idle
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-Refresh)
ALL BANKS	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table
IDLE*2	н	L	L	L	L	Н	Х	Enter Self-Refresh
	Н	L	Н	Х	Х	Х	Х	Enter Power Down
	Н	L	L	Н	Н	Н	Х	Enter Power Down
	н	L	L	Н	Н	L	Х	ILLEGAL
	н	L	L	Н	L	Х	Х	ILLEGAL
	н	L	L	L	Х	Х	Х	ILLEGAL
	L	Х	Х	Х	Х	Х	Х	Refer to Current State =Power Down
ANY STATE	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table
other than	Н	L	Х	Х	Х	Х	Х	Begin CLK Suspend at Next Cycle*3
listed above	L	Н	Х	Х	Х	Х	Х	Exit CLK Suspend at Next Cycle*3
	L	L	Х	Х	Х	Х	Х	Maintain CLK Suspend

ABBREVIATIONS:

H=High Level, L=Low Level, X=Don't Care

NOTES:

1. CKE Low to High transition will re-enable CLK and other inputs **asynchronously**. A minimum setup time must be satisfied before any command other than EXIT.

2. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.

3. Must be legal command.




Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

SIMPLIFIED STATE DIAGRAM





Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

POWER ON SEQUENCE

Before starting normal operations, the following power on sequence is necessary to prevent the SDRAM from damage and malfunctions.

1. Apply power and start the clock, CLK. Attempt to maintain CKE high, DQMU/DQML high and NOP conditions on the inputs.

2. Maintain stable power, stable clock, and NOP input conditions for a minimum of 500µs.

3. Issue precharge commands for all banks (PRE or PREA).


4. After all banks reach an idle state and after the row the precharge time (tRP) issue 8 or more auto-refresh commands.

5. Finally, issue a mode register set (MRS) command to initialize the mode register.

After tRSC from the MRS command, the SDRAM will be in an idle state and ready for normal operations.

MODE REGISTER

Burst Length, Burst Type, and /CAS Latency can be programmed by setting the mode register (MRS). The mode register stores this data until the next MRS command. An MRS command can only be issued when both banks are idle. After tRSC from an MRS operation, the SDRAM is ready for new commands.



R is Reserved for Future Use F.P. = Full Page (256)



MITSUBISHI LSIs

SDRAM (Rev. 0.3)


M5M4V4S40CTP-12, -15

Feb '97 Preliminary

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM


[CAS LATENCY]

/CAS latency, CL, is used to synchronize the first output data with the CLK frequency, i.e., the speed of CLK determines which CL should be used. The DRAM column access, tCAC, determines the CL timing requirements.



[BURST LENGTH]

The burst length, BL, determines the number of consecutive writes or reads that will be automatically performed after the initial write or read command. For BL=1,2,4,8 the output data is tristated (Hi-Z) after the last read. For BL=FP (Full Page) the TBST (Burst Terminate) command must be used to stop the output of data.



Full Page counter rolls over and continues to count.




MITSUBISHI LSIs

SDRAM (Rev. 0.3)

Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM



Internal addresses are determined by Burst Type.

Initia	al Ado	dress	BL		Column Addressing / Burst Type															
A2	A1	A0					Sequ	entia	l					Interleaved						
0	0	0		0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
0	0	1		1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6	
0	1	0		2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5	
0	1	1	8	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4	
1	0	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	
1	0	1		5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2	
1	1	0		6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1	
1	1	1		7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0	
-	0	0		0	1	2	3					0	1	2	3					
-	0	1	4	1	2	3	0					1	0	3	2					
-	1	0	4	2	3	0	1					2	3	0	1					
-	1	1		3	0	1	2					3	2	1	0					
-	-	0	2	0	1							0	1							
-	-	1	<i>L</i>	1	0							1	0							

Note: For FP Burst the Burst Type must be set to sequential.



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM


OPERATIONAL DESCRIPTION

BANK ACTIVATE

The SDRAM has two independent banks. Each bank is activated by the ACT command with the bank address (BA). A row inside the bank is selected by the row address A8-0. The minimum activation interval between one bank and the opposite bank is tRRD.

PRECHARGE

The PRE command deactivates the bank indicated by BA. When both banks are active, the precharge all command (PREA, PRE + A8=H) can be used to deactivate them at the same time. After tRP from the precharge, an ACT command can be issued.



READ


A READ command can be issued after tRCD from bank activation (ACT). Output data is available after the /CAS Latency from the READ, followed by (BL -1) consecutive output data (Burst Length = BL). The start address is specified by A7-0, and the address sequence of the burst data is defined by the Burst Type. A READ command may be applied to any active bank. This allows the row precharge time (tRP) to be hidden behind continuous output data (in case of BL=4) by interleaving the dual banks. When A8 is high at a READ command, the auto-precharge (READA) is performed. During READA the READ, WRITE, PRE, and ACT commands to the same bank are inhibited until the internal precharge is complete. Internal precharge start timing depends on /CAS Latency. The next ACT command can be issued after tRP from the precharge (PRE).

Note: READA is not allowed for FP burst length operations. The SDRAM must be manually precharged.



Feb '97 Preliminary

M5M4V4S40CTP-12, -15





Feb '97 Preliminary

M5M4V4S40CTP-12, -15


4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

WRITE

A WRITE command can be issued after tRCD from the bank activation (ACT). Input data is written to the SDRAM beginning on the rising edge of CLK in the same cycle that the WRITE command is applied. The remaining input data will be clocked in on the subsequent CLK cycles. The number of writes depends on the BL set in the mode register. The start address is specified by A7-0 and the address sequence is defined by the Burst Type. A WRITE command may be applied to any active bank. This allows the row precharge time (tRP) to be hidden behind continuous input data. Write recovery time (tWR) is required between the last write and subsequent precharge (PRE) inside of a bank.

When A8 is high during a WRITE command (WRITEA), an auto precharge is performed after the last data is input. All commands (READ, WRITE, PRE, ACT) to the same bank are inhibited until the internal precharge is complete. The internal precharge begins at tWR after the last input data cycle. The next ACT command can be issued after tRP. WRITEA **cannot** be used for FP burst length operations.

The Mode Register can be programmed for burst read and single write. In this mode the write data is only clocked in when the WRITE command is issued and the remaining burst length is ignored. The read data burst length is unaffected while in this mode.






Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM


BURST INTERRUPTION [Read Interrupted by Read]

A burst read operation can be interrupted by a new read of the same or opposite bank. M5M4V4S40CTP allows random column accesses. READ to READ interval is a minimum of one CLK.



[Read Interrupted by Write]

A burst read operation can be interrupted by a write to the same or opposite bank. For this operation, the DQ's should be controlled by using DQMU and DQML to prevent bus contention. The output is disabled two cycles automatically after WRITE assertion. Random column access is allowed.






Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

[Read Interrupted by Precharge]

A burst read operation can be interrupted by a precharge of the same bank. The READ to PRE interval is a minimum of one CLK. A PRE command disables the data output, depending on the /CAS latency. The figures below show examples of how the output data is terminated with a PRE command.






Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

[Read Interrupted by Burst Terminate]

Similar to a precharge, the burst terminate command, TBST, can interrupt the burst read operation and disable the data output. The READ to TBST interval is a minimum of one CLK. TBST is mainly used to interrupt FP bursts. The figures below show examples, of how the output data is terminated with TBST.





MITSUBISHI LSIs

SDRAM (Rev. 0.3)


M5M4V4S40CTP-12, -15

Feb '97 Preliminary

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM


[Write Interrupted by Write]

A burst write operation can be interrupted by a new write to the same or opposite bank. Random column access is allowed. WRITE to WRITE interval is a minimum of one CLK.



[Write Interrupted by Read]

A burst write operation can be interrupted by a read of the same or opposite bank. Random column access is allowed. WRITE to READ interval is a minimum of one CLK. The input data on DQ at the interrupting READ cycle is "don't care".






Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM


[Write Interrupted by Precharge]

A burst write operation can be interrupted by precharging (PRE) the same bank. Write recovery time (tWR) is required between the last input data and the next PRE. This may require DQMU/DQML control depending on the CLK frequency and tWR timing. See the example below.



[Write Interrupted by Burst Terminate]

A burst terminate command TBST can be used to terminate a burst write operation. In this case, the write recovery time is not required and the bank remains active (Please see the waveforms below). The WRITE to TERM minimum interval is one CLK.






Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

AUTO REFRESH

Auto-refresh is initiated with a REFA command (/CS = /RAS = /CAS = L, /WE = /CKE = H). The refresh address is generated internally. 1024 REFA cycles issued within 16.4ms will refresh the entire 4Mbit memory array. The auto-refresh is alternately performed on each bank (ping-pong). Before performing an auto-refresh, both banks must be in the idle state. Subsequent commands (except NOP or DESELECT) must not be asserted before tRC from the REFA command.





MITSUBISHI LSIs

SDRAM (Rev. 0.3)


Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

SELF REFRESH

Self-refresh mode is entered by issuing a REFS command (/CS=/RAS=/CAS= L, /WE= H, CKE= L). Once initiated, the self-refresh is maintained as long as CKE is kept low. During the self-refresh mode, CKE is asynchronous and all other inputs including CLK are disabled and ignored. Disabling all inputs except CKE during self-refresh reduces power consumption. To exit the self-refresh, supply a stable CLK input, issue a DESEL or NOP command, and set CKE=H (REFSX). After tRC from REFSX both banks will be in the idle state new commands can be issued. Until the tRC time has expired, only DESELor NOP commands may be asserted after an REFSX command.






Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

CLK SUSPEND

CKE controls the internal CLK in the following cycle. The figure below shows how CKE works. When CKE=L the next internal CLK is suspended. CLK suspend is used to power down, suspend the outputs, and to suspend the inputs. Except during the self-refresh mode, CKE is a synchronous input. CLK suspend can be performed either when the banks are active or idle; however, all commands issued in the following cycle are ignored.






Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

DQMU / DQML CONTROL

DQMU and DQML are used to mask write data and disable read data. During write operations, DQMU and DQML mask the upper and lower bytes of input, respectively. The DQMU and DQML write mask is applied in the same clock cycle. During read operations, DQMU and DQML are used to "Hi-Z" the upper and lower bytes of output data, respectively. The DQMU and DQML to output "Hi-Z" latency is two, i.e., the output will be "Hi-Z" at the rising edge of second clock after DQM is applied.





Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply Voltage	with respect to Vss	-0.5 ~ 4.6	V
VddQ	Supply Voltage for Output	with respect to VssQ	-0.5 ~ 4.6	V
VI	Input Voltage	with respect to Vss	-0.5 ~ 5.5	V
VO	Output Voltage	with respect to VssQ	-0.5 ~ 4.6	V
Ю	Output Current		50	mA
Pd	Power Dissipation	Ta = 25 °C	1000	mW
Topr	Operating Temperature		0 ~ 70	°C
Tstg	Storage Temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS

(Ta=0 ~ 70°C, unless otherwise noted)

Symbol	Parameter		Limits						
Gymbol	T arameter	Min.	Тур.	Max.	Unit				
Vdd	Supply Voltage	3.0	3.3	3.6	V				
Vss	Supply Voltage	0	0	0	V				
VddQ	Supply Voltage for Output	3.0	3.3	3.6	V				
VssQ	Supply Voltage for Output	0	0	0	V				
VIH*1	High-Level Input Voltage all inputs	2.0		5.5	V				
VIL*2	Low-Level Input Voltage all inputs	-0.3		0.8	V				

NOTES:

1. VIH (max) = 5.75V for pulse width less than 5ns.

2. VIL (min) = -1.0V for pulse width less than 5ns.

CAPACITANCE

 $(Ta=0 \sim 70^{\circ}C, Vdd = VddQ = 3.3 \pm 0.3v, Vss = VssQ = 0v, unless otherwise noted)$

Symbol	Parameter	Test Condition	Limits (max.)	Unit
CI(A)	Input Capacitance, address pin		5	pF
CI(C)	Input Capacitance, control pin	VI=Vss	5	pF
CI(K)	Input Capacitance, CLK pin	f=1MHz Vi=25mVrms	5	pF
CI/O	Input Capacitance, I/O pin		7	pF



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

AVERAGE SUPPLY CURRENT from Vdd

(Ta=0 ~ 70°C, Vdd = VddQ = $3.3 \pm 0.3v$, Vss = VssQ = 0v, unless otherwise noted)

Symbol Param	Parameter	Test Conditions		Limits(max)		
Symbol	Falameter	Test Conditions	-12	-15	Unit	
lcc1s*1	operating current, single bank	tRC=min, tCLK=min, BL=1, CL=3	90	75	mA	
lcc1d*1	operating current, dual bank	tRC=min, tCLK=min, BL=1, CL=3	130	110	mA	
lcc2h	standby current, CKE=H	both banks idle, tCLK=min, CKE=H	18	16	mA	
lcc2l	standby current, CKE=L	both banks idle, tCLK=min, CKE=L	2	2	mA	
lcc3	active standby current	both banks active, tCLK=min, CKE=H	35	30	mA	
lcc4*1	burst current	tCLK=min, BL=4, CL=3, 1 bank idle	120	100	mA	
lcc5	auto-refresh current	tRC=min, tCLK=min	60	50	mA	
lcc6	self-refresh current	CKE <0.2v	1	1	mA	

NOTES:

1. Icc (max) is specified at the output open condition.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(Ta=0 ~ 70°C, Vdd = VddQ = $3.3 \pm 0.3v$, Vss = VssQ = 0v, unless otherwise noted)

Symbol	Parameter	Test Conditions	Lin	Unit	
Symbol	Falameter		Min. Max.		
VOH (DC)	High-Level Output Voltage (DC)	IOH=-2mA	2.4		V
VOL (DC)	Low-Level Output Voltage (DC)	IOL= 2mA		0.4	V
IOZ	Off-state Output Current	Q floating VO=0 ~ VddQ	-10	10	μA
lı	Input Current	VIH = 0 ~ VddQ+0.3V	-10	10	μA



Feb '97 Preliminary


M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

AC TIMING REQUIREMENTS

(Ta=0 ~ 70°C, Vdd = VddQ = $3.3 \pm 0.3v$, Vss = VssQ = 0v, unless otherwise noted) Input Pulse Levels : 0.8V to 2.0VInput Timing Measurement Level : 1.4V

	Parameter		Limits				
Symbol			-12		-15		Unit
			Min.	Max.	Min.	Max.	
		CL=1	30		30		ns
tCLK	CLK cycle time	CL=2	15		15		ns
		CL=3	12		15		ns
tCH	CLK High pulse width		4		4		ns
tCL	CLK Low pulse width		4		4		ns
tΤ	Transition time of CLK		1	10	1	10	ns
tIS	Input Setup time (all inputs)		3		3		ns
tlH	Input Hold time (all input	s)	1		1.5		ns
tRC	Row Cycle time		100		120		ns
tRCD	Row to Column Delay		30		30		ns
tRAS	Row Active time		70	10000	75	10000	ns
tRP	Row Precharge time		30		40		ns
tWR	Write Recovery time		12		15		ns
tRRD	Act to Act Delay time		24		30		ns
tRSC	Mode Register Set Cycle time		24		30		ns
tPDE	Power Down Exit time		12		15		ns
tREF	Refresh Interval time			16.4		16.4	ms



Any AC timing is referenced to the input signal passing through 1.4V.



Feb '97 Preliminary

M5M4V4S40CTP-12, -15


4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

SWITCHING CHARACTERISTICS

(Ta=0 ~ 70°C, Vdd = VddQ = $3.3 \pm 0.3v$, Vss = VssQ = 0v, unless otherwise noted)

	Parameter		Limits				
Symbol			-12		-15		Unit
			Min.	Max.	Min.	Max.	
tAC	Access time from CLK	CL=1		27		30	ns
		CL=2		9.5		12	ns
		CL=3		8		9	ns
tCAC	Column Access Time			24.5		30	ns
tRAC	Row Access Time			54.5		60	ns
tOH	Output Hold time from CLK		3		3		ns
tOLZ	Delay time, output low impedance from CLK		0		0		ns
tOHZ	Delay time, output high impedance from CLK		3	8	3	10	ns


Output Load Condition






Feb '97 Preliminary

M5M4V4S40CTP-12, -15




Feb '97 Preliminary

M5M4V4S40CTP-12, -15




Feb '97 Preliminary

M5M4V4S40CTP-12, -15



Feb '97 Preliminary


M5M4V4S40CTP-12, -15






Feb '97 Preliminary

M5M4V4S40CTP-12, -15



Feb '97 Preliminary

M5M4V4S40CTP-12, -15



M5M4V4S40CTP-12, -15

Feb '97 Preliminary


4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

DQM Byte control for WRITE to READ (single bank) BL=4,CL=3 CLK /CS tRAS /RAS tRCD /CAS /WE CKE DQML DQMU A0-7 x Ý Y **A8** Х BA ϒϷΧΧͺϪϒϷϪϒϷϟ DQ Q χq Q (0-7) DQ ϒϷΧΧϷΧΧϷΧ ʹχαχχα Ωχ (8-15) -tCAC-ACT WRITE READ PRE



Feb '97 Preliminary


M5M4V4S40CTP-12, -15





Feb '97 Preliminary


M5M4V4S40CTP-12, -15



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM




Note: WRITEA should **not** be used for Full Page (FP) burst operations.



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM




Note: READA should not be used for Full Page (FP) burst operations.



Feb '97 Preliminary


M5M4V4S40CTP-12, -15






Feb '97 Preliminary

M5M4V4S40CTP-12, -15



Feb '97 Preliminary


M5M4V4S40CTP-12, -15



Feb '97 Preliminary

M5M4V4S40CTP-12, -15

4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM



if any bank is active, it must be precharged

