

DESCRIPTION

The M5M564R16D is a family of 65536-word by 16-bit static RAMs, fabricated with the high performance CMOS process and designed for high speed application. These devices operate on a single 3.3V supply, and are directly TTL compatible.

They include a power down feature as well. In write and read cycles, the lower and upper bytes are able to be controlled either together or separately by LB and UB.

FEATURES

- Fast access time M5M564R16DJ,TP-10 ... 10ns(max)
 M5M564R16DJ,TP-12 ... 12ns(max)
 M5M564R16DJ,TP-15 ... 15ns(max)
- Low power dissipation Active 363mW(typ)
- Single +3.3V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by S
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs
- Separate control of lower and upper bytes by LB and UB

APPLICATION

High-speed memory system


FUNCTION

The operation mode of the M5M564R16D is determined by a combination of the device control inputs S, W, OE, LB, and UB. Each mode is summarized in the function table.

A write cycle is executed whenever the low level W overlaps with low level LB and/or low level UB and low level S. The address must be set-up before write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of W, LB, UB or S, whichever occurs first, requiring the set-up and hold time relative to these edges to be maintained. The output enable input OE directly controls the output stage. Setting the OE at a high level, the output stage is in a high impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting W at a high level and OE at a low level while LB and/or UB and S are in an active

PIN CONFIGURATION (TOP VIEW)**PACKAGE**

M5M564R16DJ : 44pin 400mil SOJ
M5M564R16DTP : 44pin 400mil TSOP(II)

state. (LB and/or UB=L, S=L)

When setting LB at a high level and other pins are in an active state, upper-Byte are in a selectable mode in which both reading and writing are enabled, and lower-Byte are in a non-selectable mode. And when setting UB at a high level and other pins are in an active state, lower-Byte are in a selectable mode in which both reading and writing are enabled, and upper-Byte are in a non-selectable mode.


When setting LB and UB at a high level or S at high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by LB, UB and S.

Signal S controls the power-down feature. When S goes high, power dissipation is reduced extremely. The access time from S is equivalent to the address access time.

FUNCTION TABLE

S	W	OE	LB	UB	Mode	DQ1~8	DQ9~16	Icc
L	H	L	L	L	Read cycle All Bytes	D _{OUT}	D _{OUT}	Active
L	H	L	H	L	Read cycle Upper Bytes	High-impedance	D _{OUT}	Active
L	H	L	L	H	Read cycle Lower Bytes	D _{OUT}	High-impedance	Active
L	L	X	L	L	Write cycle All Bytes	D _{IN}	D _{IN}	Active
L	L	X	H	L	Write cycle Upper Bytes	High-impedance	D _{IN}	Active
L	L	X	L	H	Write cycle Lower Bytes	D _{IN}	High-impedance	Active
L	H	H	X	X	Output disable	High-impedance	High-impedance	Active
L	X	X	H	H		High-impedance	High-impedance	Active
H	X	X	X	X	Non selection	High-impedance	High-impedance	Stand by

BLOCK DIAGRAM



MITSUBISHI LSIs
M5M564R16DJ,TP-10,-12,-15

1048576-BIT (65536-WORD BY 16-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to GND	- 2.0* ~ 4.6	V
V _I	Input voltage		- 2.0* ~ V _{cc} +0.5	V
V _O	Output voltage		- 2.0* ~ V _{cc}	V
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0 ~ 70	°C
T _{stg(bias)}	Storage temperature(bias)		- 10 ~ 85	°C
T _{stg}	Storage temperature		- 65 ~ 150	°C

*Pulse width ≤5ns, In case of DC: - 0.5V

DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, V_{cc}=3.3V +10% -5%,unless otherwise noted)

Symbol	Parameter	Condition	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.0		V _{cc} +0.3	V
V _{IL}	Low-level input voltage				0.8	V
V _{OH}	High-level output voltage	I _{OH} = - 4mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 8mA			0.4	V
I _I	Input current	V _I = 0 ~ V _{cc}			2	uA
I _{oz}	Output current in off-state	V _I (S)= V _{IH} V _O = 0 ~ V _{cc}			2	uA
I _{CC1}	Active supply current (TTL level)	V _I (S)= V _{IL} other inputs V _{IH} or V _{IL} Output-open(duty 100%)	AC(10ns cycle)		200	mA
			AC(12ns cycle)		195	
			AC(15ns cycle)		190	
			DC	110	140	
I _{CC2}	Stand-by supply current (TTL level)	V _I (S)= V _{IH}	AC(10ns cycle)		70	mA
			AC(12ns cycle)		65	
			AC(15ns cycle)		60	
			DC		40	
I _{CC3}	Stand-by current (MOS level)	V _I (S)= V _{cc} - 0.2V other inputs V _I ≤0.2V or V _I ≥V _{cc} - 0.2V			10	mA

Note 1: Direction for current flowing into an IC is positive (no mark).

CAPACITANCE (Ta=0~70°C , V_{cc}=3.3V +10% -5% ,unless otherwise noted)

Symbol	Parameter	Test Condition	Limit			Unit
			Min	Typ	Max	
C _I	Input capacitance	V _I =GND,V _i =25mVrms,f=1MHz			6	pF
C _O	Output capacitance	V _O =GND,V _o =25mVrms,f=1MHz			8	pF

Note 2: C_I,C_O are periodically sampled and are not 100% tested.

AC ELECTRICAL CHARACTERISTICS (Ta= 0~70 °C ,V_{cc}=3.3V +10% -5% ,unless otherwise noted)

(1) MEASUREMENT CONDITION

- Input pulse levels V_{IH}=3.0V,V_{IL}=0.0V
- Input rise and fall time 3ns
- Input timing reference levels V_{IH}=1.5V,V_{IL}=1.5V
- Output timing reference levels V_{OH}=1.5V, V_{OL}=1.5V
- Output loads Fig1 ,Fig2




Fig.1 Output load

Fig.2 Output load for t_{en}, t_{dis}

MITSUBISHI LSIs
M5M564R16DJ,TP-10,-12,-15

1048576-BIT (65536-WORD BY 16-BIT) CMOS STATIC RAM

READ CYCLE


Symbol	Parameter	Limits						Unit	
		M5M564R16D-10		M5M564R16D-12		M5M564R16D-15			
		Min	Max	Min	Max	Min	Max		
t _{CR}	Read cycle time	10		12		15		ns	
t _A (A)	Address access time		10		12		15	ns	
t _A (S)	Chip select access time		10		12		15	ns	
t _A (OE)	Output enable access time		5		6		7	ns	
t _A (B)	LB,UB access time		5		6		7	ns	
t _{dis} (S)	Output disable time after S high	0	5	0	6	0	7	ns	
t _{dis} (OE)	Output disable time after OE high	0	5	0	6	0	7	ns	
t _{dis} (B)	Output disable time after LB,UB high	0	5	0	6	0	7	ns	
t _{en} (S)	Output enable time after S low	4		4		4		ns	
t _{en} (OE)	Output enable time after OE low	3		3		3		ns	
t _{en} (B)	Output enable time after LB,UB low	3		3		3		ns	
t _V (A)	Data valid time after address change	4		4		4		ns	
t _P U	Power-up time after chip selection	0		0		0		ns	
t _P D	Power down time after chip selection		10		12		15	ns	

Write cycle


Symbol	Parameter	Limits						Unit	
		M5M564R16D-10		M5M564R16D-12		M5M564R16D-15			
		Min	Max	Min	Max	Min	Max		
t _{CW}	Write cycle time	10		12		15		ns	
t _W (W)	Write pulse width	9		10		12		ns	
t _{SU} (B)	LB,UB setup time	9		10		12		ns	
t _{SU} (A)1	Address setup time(W)	0		0		0		ns	
t _{SU} (A)2	Address setup time(S)	0		0		0		ns	
t _{SU} (S)	Chip select setup time	9		10		12		ns	
t _{SU} (D)	Data setup time	5		6		7		ns	
t _H (D)	Data hold time	0		0		0		ns	
t _{REC} (W)	Write recovery time	0		0		0		ns	
t _{dis} (W)	Output disable time after W low	0	5	0	6	0	7	ns	
t _{dis} (OE)	Output disable time after OE high	0	5	0	6	0	7	ns	
t _{en} (W)	Output enable time after W high	0		0		0		ns	
t _{en} (OE)	Output enable time after OE low	0		0		0		ns	
t _{en} (B)	Output enable time after LB,UB low	0		0		0		ns	
t _{SU} (A-WH)	Address to W High	9		10		12		ns	
t _{SU} (A-SH)	Address to S High	9		10		12		ns	
t _{SU} (A-BH)	Address to LB,UB High	9		10		12		ns	

(4)TIMING DIAGRAMS

Read cycle 1




Read cycle 2 (Note 3)



Note 3. Addresses valid prior to or coincident with \bar{S} transition low.


4. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2.

Read cycle 3 (Note 5)




Note 5. Addresses and \bar{S} valid prior to \bar{OE} transition low by $(t_{a(A)} - t_{a(OE)})$, $(t_{a(S)} - t_{a(OE)})$

Read cycle 4 (Note 6)



Note 6. Addresses, \overline{S} and \overline{OE} valid prior to $\overline{LB}, \overline{UB}$ transition low by $(ta(A)-ta(B))$, $(ta(S)-ta(B))$, $(ta(OE)-ta(B))$.

Write cycle (\overline{W} control mode)




Note 7: Hatching indicates the state is don't care.

8: When the falling edge of \overline{W} is simultaneous or prior to the falling edge of \overline{S} , the output is maintained in the high impedance.

9: $ten, tdis$ are periodically sampled and are not 100% tested.

Write cycle(\bar{S} control)



Write cycle(\bar{LB}, \bar{UB} control)

