

# M52030ASP

## NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

### DESCRIPTION

The M52030ASP is a single-chip semiconductor integrated circuit that processes color television signals.

It features a variety of signal processing functions including video IF, sound IF, picture, color, on-screen character display and deflection signal processing. The M52030ASP also combines tuner and simple transistor output level to facilitate practical NTSC type color television set design.

### FEATURES

- Large-scale, single-chip construction enhances practicality and reliability of the television set itself while contributing to lower power consumption.
- Equipped with direct output pins for FM sound detector and can be used with sound multiplex.
- Enables use of AFT defeat and sound muting.
- Employs a fully synchronized detector circuit that uses PLL as a video detector; exhibits good performance for DG, DP, 920kHz beat, crosscolor, etc.
- Equipped with quadrature detector circuit for FM detection of sound IF. Features exclusive coil, simple external circuitry and exhibits good linearity.
- Does not require horizontal free run frequency adjustment.
- Is capable of R, G, B signal output.
- Features built-in on-screen character display circuit and easy connection with exterior RGB input.
- Features DC voltage control for picture quality, contrast, luminance, color saturation, tint and volume.
- Double AFC in the horizontal circuit effectively reduces weak electric field horizontal "jitter," and minimizes "bending" on the screen due to luminance alteration. Sync detection circuit enables detection signaling for sound muting, automatic tuning.
- Contained inside 52-pin shrink DIP for compact mounting.


### APPLICATION

NTSC-Type Color Television Receiver

### RECOMMENDED OPERATING CONDITION

Supply Voltage .....	5V, 9V
Horizontal Supply Current .....	21mA
Operating Supply Voltage .....	4.5~5.5V, 8.5~9.5V
Operating Supply Current .....	18~25mA

### PIN CONFIGURATION (TOP VIEW)





**M52030ASP**

**NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Ratings	Unit
V <sub>cc</sub>	Supply voltage	5.0, 9.0	V
P <sub>d</sub>	Power dissipation	1.35	W
T <sub>opr</sub>	Operating temperature	-20~65	°C
T <sub>stg</sub>	Storage temperature	-40~125	°C

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub>=25°C, unless otherwise noted)

**VIF SECTION**

Symbol	Parameter	Test point	Input (A)	Test conditions*																Limits			Unit										
				1	5	6	10	11 A	19	48	51	52 A	S 1	S 2	S 5	S 6	S 10	S 10 A	S 11 A	S 19	S 50	S 52		Note	Min.	Typ.	Max.						
I <sub>cc10</sub>	Circuit Current (VIF/SIF) PIN10, V <sub>cc</sub> =5V	A10	-				5V	11 V	9V									ON			ON		ON	ON	ON	ON			16	23	30	mA	
V <sub>52</sub>	Video Detector Output DC Voltage	V52	-				5V	11 V	9V									ON	ON	ON	ON	ON		ON	ON	ON			3.6	4.2	4.8	V	
V <sub>o52</sub>	Video Detector Output Signal Voltage	52	SG.1				5V	11 V	9V									ON	ON		ON	ON		ON	ON	ON			1.6	2.0	2.4	V <sub>P-P</sub>	
S/N	Video S/N	52A	SG.2				5V	11 V	9V									ON	ON		ON	ON		ON	ON	ON	1	-	-50	-43	dB		
BW	Video Frequency Characteristics	52	SG.8				5V	11 V	9V									ON	ON		ON	ON		ON	ON	ON	2	5.0	7.5	-	MHz		
V <sub>in</sub> (min)	Input Sensitivity	52A	SG.1				5V	11 V	9V									ON	ON		ON	ON		ON	ON	ON	3	-	48	50	dB		
V <sub>in</sub> (max)	Maximum Allowable Input	52A	SG.4				5V	11 V	9V									ON	ON		ON	ON		ON	ON	ON	4	110	115	-	dB		
GR	IF AGC Control Range	5	SG.2	⊗			5V	11 V	9V									ON	ON		ON	ON		ON	ON	ON			57	63	-	dB <sub>μ</sub>	
V <sub>STH</sub>	Black Spot Noise Inverter Threshold Level	52	SG.1	Variable			5V	11 V	9V									ON	ON		ON	ON		ON	ON	ON	5	1.0	1.3	1.6	V		
V <sub>SCL</sub>	Black Spot Noise Inverter Clamp Level	52	SG.2					5V	11 V	9V									ON	ON		ON	ON		ON	ON	ON	5	2.3	2.7	3.1	V	
IM	Intermodulation P=80dB <sub>μ</sub> P/C=P/S=10dB <sub>μ</sub>	52	SG.9				5V	11 V	9V									ON	ON		ON	ON		ON	ON	ON	6	34	45	-	dB		
V <sub>51</sub>	AFT Output DC Voltage	51	-				5V	11 V	9V									ON	ON	ON	ON	ON		ON	ON				2.3	3.6	4.3	V	
V <sub>51H</sub>	AFT Maximum Voltage	51	SG.6				5V	11 V	9V									ON	ON		ON	ON		ON	ON				7	7.3	7.9	-	V
V <sub>51L</sub>	AFT Minimum Voltage	51	SG.7				5V	11 V	9V									ON	ON		ON	ON		ON	ON				8	-	0.3	1.0	V
μAFT	AFT Detector Sensitivity	51	SG.3				5V	11 V	9V									ON	ON		ON	ON		ON	ON				9	25	35	45	mV/kHz
V <sub>51D</sub>	AFT Switch Operation	51	SG.3				5V	11 V	9V									ON	ON		ON	ON		ON	ON				3.4	3.8	4.2	V	
V <sub>1H</sub>	RF AGC Maximum Voltage	1	SG.11				5V	11 V	9V									ON	ON		ON	ON		ON	ON				7.5	8.5	-	V	
V <sub>1L</sub>	RF AGC Minimum Voltage	1	SG.10				5V	11 V	9V									ON	ON		ON	ON		ON	ON				-	0.0	0.5	V	
V <sub>1D</sub>	RF AGC Delay Input	1	SG.2				5V	11 V	9V									ON	ON		ON	ON		ON	ON				110	-	-	dB <sub>μ</sub>	
CRT	VCO Pull-In Range	52	SG.1				5V	11 V	9V									ON	ON		ON	ON		ON	ON				2.0	2.8	-	MHz	





NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

CHROMA SECTION

Symbol	Parameter	Test point	Input (G)	Test conditions*													Limits			Unit
				10	11 A	19	21	33	35	37	39	S 10	S 19	S 34	S 11 A	Note	Min.	Typ.	Max.	
Cmax	Demodulated Maximum Output	25	SG.L 0dB	5V	11 V	9V	4V	2.5 V	4V	4V	0V	ON	ON		ON		4.5	5.0	-	V <sub>P-P</sub>
Cnorm	Demodulated Typical Output	25	SG.L 0dB	5V	11 V	9V	2.3 V		2.5 V	4V	0V	ON	ON		ON	21	2.3	3.0	3.7	V <sub>P-P</sub>
ACC1	ACC Characteristics 1	25	SG.L Vari	5V	11 V	9V		2.5 V		4V	0V	ON	ON		ON	22	-7.3	-2.3	2.7	dB
ACC1	ACC Characteristics 1																-3.2	-0.2	2.8	
CSmin	Color Control Variation Characteristics	25	SG.L 0dB	5V	11 V	9V	1V 2.3 V		2.5 V	4V	0V	ON	ON		ON	23	-	-30	-25	dB
CSmax		25		5V	11 V	9V	1V 2.3 V		2.5 V	4V	0V	ON	ON		ON	23	2	4	8	dB
CUmin	Color Tracking Variation Characteristics	25	SG.L 0dB	5V	11 V	9V	2.3 V		2.5 V	4V	0V	ON	ON		ON	24	-	-15	-8	dB
CUmax		25		5V	11 V	9V	2.3 V		2.5 V	4V	0V	ON	ON		ON	24	2	4	8	dB
Fpc	APC Pull-In Range	25	SG.M 0dB	5V	11 V	9V	2.3 V		2.5 V	4V	0V	ON	ON		ON	25	±400	±650	-	Hz
ViK	Killer Operation Input Level	25	SG.L Vari	5V	11 V	9V	2.3 V		2.5 V	4V	0V	ON	ON	ON	ON	26	-42	-38	-32	dB
R/B	Demodulated Output Amplitude Ratio	23 25	SG.N 50mV	5V	11 V	9V	2.3 V		2.5 V	4V	0V	ON	ON		ON	27	0.90	1.00	1.10	Ratio
G/B		24 25		5V	11 V	9V	2.3 V		2.5 V	4V	0V	ON	ON		ON	27	0.25	0.30	0.35	Ratio
θR-Y	Demodulated Output Phase Angle	23 25	SG.M	5V	11 V	9V	2.3 V		2.5 V	4V	0V	ON	ON		ON	28	102	112	122	deg.
θG-Y		24 25		5V	11 V	9V	2.3 V		2.5 V	4V	0V	ON	ON		ON	28	237	247	257	deg.
Tint Va	Tint Control Variation	23 24 25	SG.M	5V	11 V	9V	2.3 V		2.5 V	4V	0V	ON	ON		ON		75	90	-	deg.
Tmax	Tint Control Characteristics	25	SG.M	5V	11 V	9V	4V 1V		2.5 V	4V	0V	ON	ON		ON		-65	-45	-25	deg.
Tmin																	+25	+45	+65	
Tcen	Tint Center	25	SG.M	5V	11 V	9V	2.65 V		2.5 V	4V	0V	ON	ON		ON		-8.0	0	+8.0	deg.

\* : Indicates OPEN.

DEFLECTION SECTION

Symbol	Parameter	Test point	Input (D)	Test conditions*													Limits			Unit
				10	11 A	19	S 10	S 11 A	S 11 B	S 12	S 12 A	S 15 A	S 19	S 20	S 44	Note	Min.	Typ.	Max.	
Icc11	Circuit Current (H/V)	A11	-	5V	11 V	9V	ON		ON	ON	ON	ON	ON	ON		29	18	21	24	mA
fH	Free Run Frequency	20	-	5V	11 V	9V	ON	ON		ON	ON	ON	ON	ON			15.300	15.734	16.000	kHz
V11 min	Oscillator Starting Voltage	11, 20	-	5V	Va ri	9V	ON	ON		ON	ON	ON	ON	ON			-	4.4	5.3	V
fPH	Pull-In Range	D, 20	SG. B IVar	5V	11 V	9V	ON	ON		ON	ON	ON	ON	ON	ON	30	±500	±700	-	Hz
V20H	Horizontal Output Maximum Voltage	20	SG. B	5V	11 V	9V	ON	ON		ON	ON	ON	ON	ON	ON	31	3.0	3.8	-	V <sub>O-P</sub>





M52030ASP

NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

DEFLECTION SECTION (cont.)

Symbol	Parameter	Test point	Input (D)	Test conditions*													Limits			Unit	
				10	11 A	19	S 10	S 11 A	S 11 B	S 12	S 12 A	S 15 A	S 19	S 20	S 44	Note	Min.	Typ.	Max.		
V20L	Horizontal Output Minimum Voltage	20	SG. B	5V	11 V	9V	ON	ON		ON	ON	ON	ON	ON	ON	ON	32	-	0.01	0.3	V <sub>O-P</sub>
Th	Horizontal Output Pulse Width	20	SG. B	5V	11 V	9V	ON	ON		ON	ON	ON	ON	ON	ON	ON	33	22	24	26	μsec
FCV	Fly-Back Pulse Clamp Voltage	13	SG. A	5V	11 V	9V	ON	ON		ON	ON	ON	ON	ON	ON	ON		8.0	8.5	-	V <sub>O-P</sub>
Hp	Horizontal Phase Variable Characteristics	13	SG. A	5V	11 V	9V	ON	ON		ON	ON	ON	ON	ON	ON	ON		-	±4.0	-	μsec
V43H	Sync Separation Output Maximum Voltage	43	SG. A	5V	11 V	9V	ON	ON						ON		ON	41	8.0	8.9	-	V <sub>O-P</sub>
V43L	Sync Separation Output Minimum Voltage	43	SG. A	5V	11 V	9V	ON	ON						ON		ON	42	2.5	3.0	3.5	V <sub>O-P</sub>

\* : Indicates OPEN.

Symbol	Parameter	Test point	Input (D)	Test conditions*															Limits			Unit			
				10	11 A	16 A	17	19	S 10	S 11 A	S 12	S 12 A	S 15 A	S 16	S 17	S 19	S 44	S 42	Note	Min.	Typ.		Max.		
fV	Vertical Free Run Frequency	16	-	5V	11 V	GND		9V	ON	ON	ON	ON	ON				ON					48.0	52.8	57.0	Hz
fPV	Vertical Pull - In Range	16	SG. E Vari	5V	11 V	GND		9V	ON	ON	ON	ON	ON				ON	ON			34	65.0	67.3	-	Hz
Tv	Vertical Output Pulse Width	16	SG. A	5V	11 V	GND		9V	ON	ON	ON	ON	ON				ON	ON				474	544	617	μsec
V18H	Vertical Output Maximum Voltage	18	SG. A	5V	11 V		3.7 V	9V	ON	ON	ON	ON	ON	ON			ON	ON			35	2.80	3.65	-	V <sub>dc</sub>
V18L	Vertical Output Minimum Voltage	18	SG. A	5V	11 V		3.7 V	9V	ON	ON	ON	ON	ON	ON			ON	ON			36	-	0.01	0.3	V <sub>dc</sub>
GP	Open Loop Gain	17, 18	Input (E) SG. C	5V	11 V	4.5 V V <sub>a</sub>	3.7 V	9V	ON								ON	ON	ON		37	16	20	24	dB
V11min	Vertical Oscillator Starting Voltage	11, 16	-	5V	11 V			Vari	ON	ON	ON	ON	ON				ON	ON			38	-	4.4	5.3	V
VRamp	Ramp Peak Voltage	16	SG. A	5V	11 V			9V	ON	ON	ON	ON	ON	ON			ON	ON			39	6.0	6.3	6.5	V <sub>O-P</sub>
VRamp	Ramp Peak Amplitude	16	SG. A	5V	11 V			9V	ON	ON	ON	ON	ON	ON			ON	ON			40	1.4	1.7	2.0	V <sub>O-P</sub>



M52030ASP

NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

DEFLECTION SECTION (cont.)

Symbol	Parameter	Test point	Input (D)	Test conditions*															Limits			Unit		
				10	11 A	16 A	17	19	S 10	S 11 A	S 12	S 12 A	S 15 A	S 16	S 17	S 19	S 44	S 42	Note	Min.	Typ.		Max.	
coin H	Agreement Detection Maximum Voltage	41	SG.A	5V	11 V			9V	ON	ON	ON	ON	ON				ON	ON	ON		4.0	4.3	-	V
coin L	Agreement Detection Minimum Voltage	41	SG.A	5V	11 V			9V	ON	ON	ON	ON	ON				ON				-	-	1.0	V

\* : Indicates OPEN.

Symbol	Parameter	Test point	Input (A)	Test conditions*															Limits			Unit						
				10	11 A	19	22	26	27	28	29	S 10 A	S 11 A	S 12 A	S 15 A	S 16	S 17	S 19	S 26 A	S 26 B	S 44		Note	Min.	Typ.	Max.		
InIm	Input Impedance	26, 27, 28, 29	-																						-	50	-	Ω
ThL	Threshold Level	23, 24, 25	-	5V	11 V	9V	5V	Variable								ON		ON			43	1.7	1.9	2.1	V			
VWAL1	White Adjuster Characteristics 1	23, 24, 25	-	5V	11 V	9V	1V	5V	5V	5V	5V	ON	ON					ON		ON	44	-	-	0.6	V			
VWAL2	White Adjuster Characteristics 2	23, 24, 25	-	5V	11 V	9V	4.5 V	5V	5V	5V	5V	ON	ON					ON		ON	44	2.7	3.0	3.3	V			
VWAL3	White Adjuster Characteristics 3	23, 24, 25	-	5V	11 V	9V	8V	5V	5V	5V	5V	ON	ON					ON		ON	44	5.7	6.0	6.3	V			
Tdrosd	On-Screen Delay Time (Rise)	23A 24A 25A SG0	SG. 0	5V	11 V	9V	5V					ON	ON					ON		ON	45	-	-	100	nsec			
Tdrosd	On-Screen Delay Time (Fall)			5V	11 V	9V	5V						ON	ON					ON		ON	45	-	-	100	nsec		
Tdrblk	Fast Blanking Delay Time (Rise)			5V	11 V	9V	5V	5V	5V	ON	ON								ON		ON	46	-	-	100	nsec		
Tdrblk	Fast Blanking Delay Time (Fall)			5V	11 V	9V	5V	5V	5V	ON	ON								ON		ON	47	-	-	100	nsec		

\* : Indicates OPEN.

ELECTRICAL CHARACTERISTICS TEST METHOD

Note1. Video Noise "S/N"


a. Input SG2 and test the rms value for 52A output signal.

b. Standard S/N =  $20 \log \frac{VO \text{ Test Value } (V_{p-p}) \times 10}{\text{Test Value } (mV_{rms})}$  [dB]

Note2. Video Frequency Characteristics "BW"

- a. Input SG8 and adjust f<sub>2</sub> of SG8 to 57.75MHz so that a 1MHz beat is output by pin ⑤.
- b. Then adjust the applied voltage of pin ⑤ so that the 1MHz beat element of pin ⑤ is 100dBμ.

c. Sweep f<sub>2</sub> and test the beat frequency 3dB down from where the beat element is 1MHz.



Note3. Input Sensitivity "Vin min"

a. Indicated as input level 3dB down from the test value of item V3 "video output signal voltage" as the level of SG1 is decreased.






NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

**Note4. Maximum Allowable Input**

- SG.4 is input as 90dBμ.
- Make VA the output level of pin ② at this time.
- Expressed as input level 3dB down from output level of pin ② being VA as the level of SG.4 is increased.


**Note5. Black Spot Noise Inverter "VBTH, VBCL"**

- Input SG2 and adjust the applied voltage of pin ⑤ so that the voltage of pin ⑥ is 2.5V.
- Input SG.1 and test VBTH and VBCL as shown in the figure below.



**Note6. Intermodulation "IM"**

- Adjust the applied voltage of pin ⑤ so that the minimum voltage of output signal voltage from pin ② is 2.0V.




- Test the 920 kHz element and 3.58 MHz element of pin ② output.
- Standard IM =  $20 \log \frac{920\text{kHz Element}}{3.58\text{MHz Element}}$  [dB]

**Note7. AFT Output Maximum Voltage "V51H"**

**Note8. AFT Output Minimum Voltage "V51 μ"**

**Note9. AFT Sensitivity "μ AFT"**

VH, Vμ and μAFT are shown in the figure below.



$$\text{Standard } \mu \text{ AFT} = \frac{(5.5 - 3.5) \times 10^3 \text{mV}}{\Delta f \text{ kHz}} \text{ [mV/kHz]}$$

**SIF SECTION**

**Note10. Limiting Sensitivity "LIM"**

- Decreasing the level of SG13, test the input level at test point 3 when the 400Hz element is 3dB down from AF output "AF direct output signal voltage" VOAF.

**Note11. AMR "ATT"**

- Test the 400Hz element at test point 3 and make it "Vam."

$$\text{Standard Value AMR} = 20 \log \frac{VOAF(\text{mVrms})}{Vam(\text{mVrms})} \text{ [dB]}$$

**Note12. Maximum Attenuation "ATT"**

- Test 400Hz element at pin ④ output.
- Standard Value ATT =  $20 \log \frac{Vo4\text{max}}{\text{Test Value}}$  [dB]

**Note13. AF Driver Gain "GAF"**

$$\text{GAF} = 20 \log \frac{Vo4\text{max}}{VOAF} \text{ [dB]}$$

**Note14. Sound S/N "S/N AF"**

- Test 20Hz ~ 100kHz noise at pin ④ output.

$$\text{S/NSF} = 20 \log \frac{Vo4\text{max}}{\text{Test Value}} \text{ [dB]}$$

**VIDEO SECTION**

**Note15. Maximum Output "Ymax"**

- Adjust applied voltage of pin ③ so that the DC potential of pin ② is 3.0V.

**Note16. Standard Gain "GY"**

- Adjust pin ③ so that the DC potential of pin ② is 3.0V.
- $GY = 20 \log \frac{\text{Test Value } \text{mV}_{p-p}}{200\text{mV}_{p-p}}$  [dB]

**Note17. Contrast Control Characteristics "GYmin, GYmax"**

- Adjust voltage of pin ③ so that the DC potential of pin ② is 3.0V.  
(Apply voltage of pin ③ with standard gain.)
- Change the applied voltage of pin ⑤ to 1.0V, 4.0V, 2.5V and make VA and VB the test values of pin ② output signal.

$$\text{GY min} = 20 \log \frac{VA(\text{mV}_{p-p})}{\text{GY Test Value } (\text{mV}_{p-p})} \text{ [dB]}$$

$$\text{GY max} = 20 \log \frac{VB(\text{mV}_{p-p})}{\text{GY Test Value } (\text{mV}_{p-p})} \text{ [dB]}$$

$$\text{GY norm} = 20 \log \frac{Vc(\text{mV}_{p-p})}{\text{GY Test Value } (\text{mV}_{p-p})} \text{ [dB]}$$

**Note18. Peaking Value "GP"**

- Adjust applied voltage of pin ③ so that the DC potential of pin ② is 3.0V.  
(Apply voltage of pin ③ with standard gain.)
- Make VA the output signal voltage of pin ② at time of SG.H input and make VB the output signal voltage of pin ② at time of SG.J input.

$$\text{GP} = 20 \log \frac{VB}{VA} \text{ [dB]}$$

**Note19. Picture Quality Control Characteristics "Gnorm, Gtmin, Gtmax"**

- Adjust applied voltage of pin ③ so that the DC potential of pin ② is 3.0V.  
(Apply voltage of pin ③ with standard gain.)

# M52030ASP

## NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

- b. Change applied voltage of pin ③⑨ to 2.5V, 4.0V, 1.0V and make  $V_A$ ,  $V_B$  and  $V_C$  the output signal voltage test values of pin ⑤.
- c.  $G_{\min} = 20 \log \frac{V_A}{V_A} \text{ [dB]}$ ,  $G_{\max} = 20 \log \frac{V_C}{V_A} \text{ [dB]}$

$G_{\text{norm}}$  (dB) is the amount of change with  $V_B$  when picture quality control characteristic  $G_P$  was tested.

### Note20. Frequency Characteristics "fB (Y)"

- a. Adjust applied voltage of pin ③⑧ so that the DC potential of pin ⑤ is 3.0V.  
(Apply voltage of pin ③⑧ with standard gain.)
- b. Test frequency of SG. 3dB down from the value of  $V_A$  obtained when testing picture quality control characteristic  $G_P$ .

## CHROMA SECTION

### Note21. Chroma Maximum Gain "Gc"

- a. Set SG.L to -26dB (Burst: 2.5mV<sub>P-P</sub>, Chroma: 5.0mV<sub>P-P</sub>) and test the output signal voltage of pin ⑤.
- b.  $G_c = 20 \log \frac{\text{Test Value (mV}_{P-P})}{5\text{mV}_{P-P}} \text{ [dB]}$

### Note22. ACC Characteristics "ACC-I, ACC-II"

- a. Change the SG.L input level to 0, -20, +6dB and make the output signal voltages of pin ⑤  $V_A$ ,  $V_B$  and  $V_C$  respectively.
- b.  $\text{ACC - I} = 20 \log \frac{V_B}{V_C} \text{ [dB]}$ ,  $\text{ACC - II} = 20 \log \frac{V_C}{V_A} \text{ [dB]}$

### Note23. Color Control Characteristics "Csmin, Csmax"

- a. Change applied voltage of pin ②① to 1.0V, 4.0V and make  $V_A$  and  $V_B$  the output signal voltages of pin ⑤.
- b.  $C_{\min} = 20 \log \frac{V_A}{C_{\text{norm Test Value}}} \text{ [dB]}$   
 $C_{\max} = 20 \log \frac{V_B}{C_{\text{norm Test Value}}} \text{ [dB]}$

### Note24. Color Tracking Characteristics "Csmin, Cumax"

- a. Change applied voltage of pin ③⑧ to 1.0V, 4.0V and make  $V_A$  and  $V_B$  the output signal voltages of pin ⑤.
- b.  $C_{\min} = 20 \log \frac{V_A}{C_{\text{norm Test Value}}} \text{ [dB]}$   
 $C_{\min} = 20 \log \frac{V_B}{C_{\text{norm Test Value}}} \text{ [dB]}$

### Note25. APC Pull-In Range "f<sub>PCI</sub>, f<sub>PCH</sub>"

- a. Input SG.M, increase burst and chroma frequency (f<sub>sb</sub> = f<sub>sc</sub>) the proper amount and set so that the DC voltage of pin ② is low.
- b. Test the input frequency where the DC voltage of pin ② changes from low to high (~2.5) while

gradually increasing the frequency.

- c. Test upper side pull-in frequency in the same manner.
- d. Standard value is expressed as difference from reference value 3,579,545Hz.

### Note26. Killer Operation Input Level "Vik"

Expressed as the input level where the DC voltage of pin ② becomes low when SG.L input level is decreased.

### Note27. Demodulation Ratio "R/B, G/B"

- a. Input SG.N 0.2V<sub>P-P</sub>, and test each output signal voltage at 23A, 24A and 25A.
- b.  $\frac{R}{B} = \frac{23\text{A output signal voltage}}{25\text{A output signal voltage}}$   
 $\frac{G}{B} = \frac{24\text{A output signal voltage}}{25\text{A output signal voltage}}$

### Note28. Demodulation Ratio "LR, LG/B"

Test the phase difference of R output (23A) and G output (24A) relative to the phase difference of B output (25A).

## DEFLECTION SECTION

### Note29. Horizontal Oscillator Starting Voltage "V<sub>11 min</sub>"

Expressed as applied voltage of pin ① where pin output waveform of pin ②① can be generated as the applied voltage of pin ① is gradually increased from low voltage (approx. 3V).

### Note30. Horizontal Pull-In Range "f<sub>PHL</sub> f<sub>PHH</sub>"


- a. Decrease the frequency of input signal SG.B the proper amount and set while the input signal and output waveform of pin ②① are not in sync.
- b. Next, gradually increase the input frequency and test the input signal frequency exactly when the input signal and output waveform of pin ②① become synchronized.
- c. Perform in the same manner for pull-in range for upper side.
- d. Expressed as difference from reference value of 15,734Hz.

### Note31. Horizontal Output Maximum Voltage "V<sub>20H</sub>"

### Note32. Horizontal Output Minimum Voltage "V<sub>20L</sub>"

### Note33. Horizontal Output Pulse Width "V<sub>H</sub>"

$V_{20H}$ ,  $V_{20L}$  and  $T_H$  are shown in the figure below.



### Note34. Vertical Pull-In Frequency "f<sub>PV</sub>"

- a. Increase the frequency of input signal SG.E the proper amount and set while the input signal and output waveform of pin ①⑥ are not in sync.

M52030ASP


NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

- b. Next, gradually decrease the input frequency and test the input signal frequency exactly when the input signal and output waveform of pin ⑩ become synchronized.

**Note35. Vertical Output Maximum Voltage "V18H"**

**Note36. Vertical Output Minimum Voltage "V18L"**

V18H and V18L are shown in the figure below.



**Note37. Vertical Open Loop Gain "Gv"**


- a. Input SG.C (2kHz, 100mV<sub>P-P</sub>, CW) into pin ⑰ and test the output amplitude of pin ⑩.
- b. Standard Value =  $20 \log \frac{\text{Pin ⑩ Output Amplitude}}{100\text{mV}_{P-P}}$  [dB]

**Note38. Vertical Oscillator Starting Voltage "V19min"**

Expressed as applied voltage of pin ⑱ where output waveform of pin ⑩ can be generated as the applied voltage of pin ⑱ is gradually increased from low voltage (approx. 3V).

**Note39. Ramp Peak Voltage "VRAMP"**


**Note40. Ramp "VRAMP"**



**Note41. Sync Separation Output Maximum Voltage "V43H"**

**Note42. Sync Separation Output Minimum Voltage "V43L"**

V43H and V43L are shown in the figure below.




**OSD SECTION**

**Note43. Threshold Level "Thl"**

- a. Set pin ⑳ to 5V.
- b. Raise OSD (pins ㉑, ㉒, ㉓) voltage from "L" to "H," and test the applied voltage of OSD (pins ㉑, ㉒, ㉓) when the DC voltage of output pins (pins ㉔, ㉕, ㉖) changes from "L" to "H."

**Note44. White Adjuster Level "VWAL1, VWAL2, VWAL3"**

- a. Set pins ㉑, ㉒, ㉓, ㉔ to 5V.
- b. Test the DC voltage of output pins (pins ㉕, ㉖, ㉗) when pin ㉑ white adjuster voltage is changed to 1.0V, 4.5V and 8.0V.




**Note45. On-Screen Time Delay "Tdrosd, Tdfosd"**

Input SG.O into OSD pins and test rise and fall time delay of output signals in relation to input signals.

**Note46. Fast Blanking Time Delay "VWAL1, VWAL2, VWAL3"**

Input SG.O into F.BLK. pins and test rise and fall time delay of output signals in relation to input signals.




**COIL ADJUSTMENT METHODS**

1. VCO Coil

- a. Without any input, ground the 1F AGC filter (pin ⑤), test the DC of APC (pin ④) and use the test value as VA.
- b. Next, input CW of Fo = 58.75MHz, Vi = 90dBu from input pin A, form a loop with IF AGC filter (pin ⑤), and adjust the VCO coil so that APC (pin ④) = VA.

2. AFT Coil

- a. Set testing conditions for test item "V9."
- b. Input CW of Fo = 58.75MHz, Vi = 90dBu from input pin A and adjust the AFT coil so that the DC of AFT OUT (pin ⑤) is 1/2Vcc (4.5V).



3. SIF Coil


Set testing conditions for test item "S5." Adjust the SIF coil so that output waveform is maximum and distortion is minimum.

\* Precautions When Testing Items Related to video and Chroma

The conditions listed below are usually set when testing items related to chroma (chroma maximum output, Notes 46 ~ 68).

- a. Input signal SG.A into D input.
- b. Turn switches S2, S5, S11A, S12, S12A, S15, S20, S26 and S44 on.

Note: Adjust the one-shot multivibrator's potentiometer so that the timing of the horizontal blanking pulse and pulse width are as shown in the figure.






Set 8μs via the pin ⑩ potentiometer of TTL IC M74LS221P and set 12μs via the pin ⑦ potentiometer.


M52030ASP

NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

INPUT SIGNAL

SG. No.	Signals (50Ω termination)
SG. 1	f <sub>1</sub> =58.75MHz, 90dBμ, fm=16kHz, AM77.8%
SG. 2	f <sub>1</sub> =58.75MHz, 90dBμ, CW
SG. 3	f <sub>1</sub> =58.75MHz, CW, Level variable
SG. 4	f <sub>1</sub> =58.75MHz, fm=16kHz, AM. 16.0%, Level variable
SG. 5	f <sub>1</sub> =58.75MHz, 90dBμ, 10 - step wave 87.5%, TV modulation (fsc=3.58MHz)
SG. 6	f <sub>1</sub> =57.75MHz, 80dBμ, CW
SG. 7	f <sub>1</sub> =59.25MHz, 80dBμ, CW
SG. 8	f <sub>1</sub> =58.75MHz, 90dBμ, CW f <sub>1</sub> =53 ± 5MHz, 70dBμ, CW } Mixed signal
SG. 9	f <sub>1</sub> =58.75MHz, 80dBμ, CW f <sub>2</sub> =55.17MHz, 70dBμ, CW f <sub>3</sub> =54.25MHz, 70dBμ, CW } Mixed signal
SG. 10	f <sub>0</sub> =58.75MHz, 110dBμ, CW
SG. 11	f <sub>0</sub> =58.75MHz, 60dBμ, CW
SG. 12	f <sub>0</sub> =4.5MHz, 90dBμ, fm=400Hz, FM ± 25kHz dev
SG. 13	f <sub>0</sub> =4.5MHz, fm=400Hz, FM ± 25kHz dev. Level variable
SG. 14	f <sub>0</sub> =4.5MHz, 90dBμ, fm=400Hz, AM30%
SG. 15	f <sub>0</sub> =4.5MHz, 90dBμ, CW
SG. 16	f <sub>0</sub> =45.25MHz, 80dBμ, 10 - step wave 87.5%, TV modulation
SG. 17	f <sub>0</sub> =46.25MHz, 80dBμ, 10 - step wave 87.5%, TV modulation
SG. 18	f <sub>0</sub> =45.75MHz, 80dBμ, 10 - step wave 87.5%, TV modulation f <sub>0</sub> variable.
SG. A	Make input for sync separation NTSC type APL 100% normal video signal shown in the figure on the right. Vertical must be interlaced at 60Hz. 
SG. B	Horizontal sync signal duty 92% input level and sync are adjustable. 
SG. C	f=2kHz, 100mVP-P, CW
SG. E	Vertical sync signal duty 99.2% input level and sync are adjustable. 
SG. F	f=200kHz, 2VP-P, CW
SG. G	f=200kHz, 200mVP-P, CW
SG. H	f=200kHz, 50mVP-P, CW
SG. J	f=2MHz, 50mVP-P, CW
SG. K	f=2MHz~10MHz Variable, 50mVP-P, CW

INPUT SIGNAL (cont.)

SG. No.	Signals (50Ω termination)
SG. L	NTSC Simple Chroma Signal  f <sub>sb</sub> : Frequency of burst signal f <sub>sc</sub> : Frequency of chroma signal f <sub>sb(n)</sub> = f <sub>sc(n)</sub> = 3.579545MHz 0dB : eb = 50mVP - P ec = 100mVP - P
SG. M	With NTSC simple chroma signals of SG.L, burst signal and chroma signal are the same phase, and their frequencies can be adjusted.
SG. N	f=3.68MHz, CW, Level variable
SG. O	f=16kHz, Duty 50%, LEVEL 2VP-P, offset 1V, SQUARE wave

Special Note

NTSC color televisions can be designed for export overseas by replacing the AFT coil and VCO coil with coils that are able to handle 45MHz. However if replaced, the carrier wave for the signal used for VIF test item must also be altered to 45MHz. (SG.1~SG.11).




# M52030ASP

## NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

---

### TYPICAL CHARACTERISTICS





**NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR**






**DESCRIPTION OF PIN**

Pin No.	Name	Peripheral circuit of pins
①	RF AGC OUT.	
②	4.5M COIL	
③	DE EMPHASIS	
④	AF OUT	
⑤	IF AGC	



NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

DESCRIPTION OF PIN (cont.)

Pin No.	Name	Peripheral circuit of pins
⑥	RF AGC DELAY	
⑦	GND	—
⑧ ⑨	VIF IN VIF IN	
⑩	Vcc 5V	—
⑪	Vcc H	—
⑫	AFC	
⑬	FBP IN	
⑭	32 FH	

**M52030ASP**

**NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR**

**DESCRIPTION OF PIN (cont.)**

Pin No.	Name	Peripheral circuit of pins
⑮	H. RAMP.	
⑯ ⑰	V. RAMP V. FEED BACK	
⑱	V. OUT	
⑲	Vcc 9V	—
⑳	H OUT	
㉑	COLOR CONT.	

**M52030ASP**






**NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR**

**DESCRIPTION OF PIN (cont.)**

Pin No.	Name	Peripheral circuit of pins
②②	OSD WHITE ADJ.	
②③ ②④ ②⑤	R G B	
②⑥ ②⑦ ②⑧ ②⑨	FAST BLK OSD B OSD G OSD R	
③①	CHROMA APC FILTER	
③①	X-TAL	

**NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR**

**DESCRIPTION OF PIN (cont.)**

Pin No.	Name	Peripheral circuit of pins
32	ACC FILTER	
33	TINT	
34	KILLER FILTER	
35	CONTRAST/ SERVICE SW	
36	GND	—
37	BRIGHT/ CHROMA AMP.	

NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

DESCRIPTION OF PIN (cont.)

Pin No.	Name	Peripheral circuit of pins
③⑧	PEDESTAL CLAMP	
③⑨	VIDEO TONE	
④①	VIDEO IN	
④①	COINCIDENCE OUT	
④②	COINCIDENCE IN	

NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR

DESCRIPTION OF PIN (cont.)

Pin No.	Name	Peripheral circuit of pins
④③	SYNC OUT	
④④	SYNC SEP. IN	
④⑤	V SYNC TRG.	
④⑥ ④⑦	VCO COIL VCO COIL	
④⑧	VIF VCO FILTER	

**M52030ASP**

**NTSC SYSTEM SINGLE-CHIP COLOR TV SIGNAL PROCESSOR**

**DESCRIPTION OF PIN (cont.)**

Pin No.	Name	Peripheral circuit of pins
④9	ATT/SIF IN	
⑤0	AFT COIL	
⑤1	AFT OUT	
⑤2	VIDEO OUT	