Some contents are subject to change without notice.

MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

DESCRIPTION

The MH8D64AKQC is 8388608 - word x 64-bit Double Data Rate(DDR) Synchronous DRAM mounted module.

This consists of 4 industry standard 8M x 16 DDR Synchronous DRAMs in TSOP with SSTL_2 interface which achieves very high speed data rate up to 133MHz.

This socket-type memory module is suitable for main memory in computer systems and easy to interchange or add modules.

FEATURES


Type name	Max. Frequency	CLK Access Time [component level]
MH8D64AKQC-75	133MHz	± 0.75ns
MH8D64AKQC-10	100MHz	± 0.8ns

- Utilizes industry standard 8M X 16 DDR Synchronous DRAMs in TSOP package , industry standard EEPROM(SPD) in
- TSSOP package
- 200pin SO-DIMM
- Vdd=Vddq=2.5v ±0.2V
- Double data rate architecture; two data transfers per clock cycle
- Bidirectional, data strobe (DQS) is transmitted/received with data
- Differential clock inputs (CLK and /CLK)
- DLL aligns DQ and DQS transitions with CLK transition edges of DQS
- Commands entered on each positive CLK edge
- Data and data mask referenced to both edges of DQS
- 4bank operation concontrolled by BA0, BA1(Bank Address , discrete)
- /CAS latency 2.0/2.5 (programmable)
- Burst length- 2/4/8 (programmable)
- Burst Type sequential/interleave(programmable)
- Auto precharge / All bank precharge controlled by A10
- 4096 refresh cycles /64ms
- Auto refresh and Self refresh
- Row address A0-11 / Column address A0-8
- SSTL_2 Interface
- Module 1bank Configration

APPLICATION

Main memory unit for Note PC, Mobile etc.

PCB Outline





Some contents are subject to change without notice.


MH8D64AKQC-75,-10

				PIN	CONFIGU	RATIO	N				
PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
1	Vref	2	Vref	85	NC	86	NC	169	DQS6	170	DM6
3	Vss	4	Vss	87	Vss	88	Vss	171	DQ50	172	DQ54
5	DQ0	6	DQ4	89	CK2	90	Vss	173	Vss	174	Vss
7	DQ1	8	DQ5	91	/CK2	92	Vdd	175	DQ51	176	DQ55
9	Vdd	10	Vdd	93	Vdd	94	Vdd	177	DQ56	178	DQ60
11	DQS0	12	DM0	95	CKE1	96	CKE0	179	Vdd	180	Vdd
13	DQ2	14	DQ6	97	NC	98	NC	181	DQ57	182	DQ61
15	Vss	16	Vss	99	A12	100	A11	183	DQS7	184	DM7
17	DQ3	18	DQ7	101	A9	102	A8	185	Vss	186	Vss
19	DQ8	20	DQ12	103	Vss	104	Vss	187	DQ58	188	DQ62
21	Vdd	22	Vdd	105	A7	106	A6	189	DQ59	190	DQ63
23	DQ9	24	DQ13	107	A5	108	A4	191	Vdd	192	Vdd
25	DQS1	26	DM1	109	A3	110	A2	193	SDA	194	SA0
27	Vss	28	Vss	111	A1	112	A0	195	SCL	196	SA1
29	DQ10	30	DQ14	113	Vdd	114	Vdd	197	VddSPD	198	SA2
31	DQ11	32	DQ15	115	A10/AP	116	BA1	199	VddID	200	NC
33	Vdd	34	Vdd	117	BA0	118	/RAS				
35	CK0	36	Vdd	119	/WE	120	/CAS				
37	/CK0	38	Vss	121	/S0	122	/S1				
39	Vss	40	Vss	123	NC	124	NC	NC	: No Connec	ct	
41	DQ16	42	DQ20	125	Vss	126	Vss				
43	DQ17	44	DQ21	127	DQ32	128	DQ36				
45	Vdd	46	Vdd	129	DQ33	130	DQ37				
47	DQS2	48	DM2	131	Vdd	132	Vdd				
49	DQ18	50	DQ22	133	DQS4	134	DM4				
51	Vss	52	Vss	135	DQ34	136	DQ38				
53	DQ19	54	DQ23	137	Vss	138	Vss				
55	DQ24	56	DQ28	139	DQ35	140	DQ39				
57	Vdd	58	Vdd	141	DQ40	142	DQ44				
59	DQ25	60	DQ29	143	Vdd	144	Vdd				
61	DQS3	62	DM3	145	DQ41	146	DQ45				
63	Vss	64	Vss	147	DQS5	148	DM5				
65	DQ26	66	DQ30	149	Vss	150	Vss				
67	DQ27	68	DQ31	151	DQ42	152	DQ46				
69	Vdd	70	Vdd	153	DQ43	154	DQ47				
71	NC	72	NC	155	Vdd	156	Vdd				
73	NC	74	NC	157	Vdd	158	/CK1				
75	Vss	76	Vss	159	Vss	160	CK1				
77	NC	78	NC	161	Vss	162	Vss				
79	NC	80	NC	163	DQ48	164	DQ52				
81	Vdd	82	Vdd	165	DQ49	166	DQ53				
83	NC	84	NC	167	Vdd	168	Vdd				



Some contents are subject to change without notice.

MH8D64AKQC-75,-10





536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

PIN FUNCTION


SYMBOL	TYPE	DESCRIPTION
CK0-2,/CK0-2	Input	Clock: CK0-2 and /CK0-2 are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK0-2 and negative edge of /CK0-2. Output (read) data is referenced to the crossings of CK0-2 and /CK0-2 (both directions of crossing).
CKE0	Input	Clock Enable: CKE0-1 controls internal clock. When CKE0-1 is low, internal clock for the following cycle is ceased. CKE0-1 is also used to select auto / self refresh. After self refresh mode is started, CKE0-1 becomes asynchronous input. Self refresh is maintained as long as CKE0-1 is low.
/S0	Input	Chip Select: When /S0-1 is high, any command means No Operation.
/RAS, /CAS, /WE	Input	Combination of /RAS, /CAS, /WE defines basic commands.
A0-11	Input	A0-11 specify the Row / Column Address in conjunction with BA0,1. The Row Address is specified by A0-11. The Column Address is specified by A0-8. A10 is also used to indicate precharge option. When A10 is high at a read / write command, an auto precharge is performed. When A10 is high at a precharge command, all banks are precharged.
BA0-1	Input	Bank Address: BA0-1 specify one of four banks in SDRAM to which a command is applied. BA0-1 must be set with ACT, PRE, READ, WRITE commands.
DQ 0-64	Input / Output	Data Input/Output: Data bus
DQS0-7	Input / Output	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. Used to capture write data.
DM0-7	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM0-7 is sampled HIGH along with that input data during a WRITE access. DM0-7 are sampled on both edges of DQS0-7. Although DM pins are input only, the DM0-7 loading matches the DQ0-63 and DQS0-7 loading.
Vdd, Vss	Power Supply	Power Supply for the memory array and peripheral circuitry.
Vddspd	Power Supply	Power Supply for SPD
Vref	Input	SSTL_2 reference voltage.
SDA	Input / Output	This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected to Vdd to act as a pullup.
SCL	Input / Output	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL to Vdd to act as a pullup.
SA0-2	Input	Address pins used to select the Serial Presence Detect.
VddID	Output	Vdd identification flag



536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

BASIC FUNCTIONS

The MH8D64AKQC provides basic functions, bank (row) activate, burst read / write, bank (row) precharge, and auto / self refresh. Each command is defined by control signals of /RAS, /CAS and /WE at CLK rising edge. In addition to 3 signals, /CS ,CKE and A10 are used as chip select, refresh option, and precharge option, respectively. To know the detailed definition of commands, please see the command truth table.



Activate (ACT) [/RAS =L, /CAS =/WE =H]

ACT command activates a row in an idle bank indicated by BA.

Read (READ) [/RAS =H, /CAS =L, /WE =H]

READ command starts burst read from the active bank indicated by BA. First output data appears after /CAS latency. When A10 =H at this command, the bank is deactivated after the burst read (auto-precharge,**READA**)

Write (WRITE) [/RAS =H, /CAS =/WE =L]

WRITE command starts burst write to the active bank indicated by BA. Total data length to be written is set by burst length. When A10 =H at this command, the bank is deactivated after the burst write (auto-precharge, **WRITEA**).

Precharge (PRE) [/RAS =L, /CAS =H, /WE =L]

PRE command deactivates the active bank indicated by BA. This command also terminates burst read /write operation. When A10 =H at this command, all banks are deactivated (precharge all, **PREA**).

Auto-Refresh (REFA) [/RAS =/CAS =L, /WE =CKE0 =H]

REFA command starts auto-refresh cycle. Refresh address including bank address are generated internally. After this command, the banks are precharged automatically.



MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

COMMAND TRUTH TABLE

COMMAND	MNEMONIC	CKE n-1	CKE n	/S	/RAS	/CAS	/WE	BA0,1	A10 /AP	A0-9, 11	note
Deselect	DESEL	Н	Х	Н	Х	Х	Х	Х	Х	Х	
No Operation	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х	
Row Address Entry & Bank Activate	ACT	Н	н	L	L	Н	н	V	V	V	
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	V	L	Х	
Precharge All Banks	PREA	Н	Н	L	L	Н	L	Х	Н	Х	
Column Address Entry & Write	WRITE	н	н	L	н	L	L	V	L	V	
Column Address Entry & Write with Auto-Precharge	WRITEA	Н	н	L	н	L	L	V	Н	v	
Column Address Entry & Read	READ	н	н	L	н	L	н	V	L	V	
Column Address Entry & Read with Auto-Precharge	READA	Н	н	L	н	L	Н	V	Н	V	
Auto-Refresh	REFA	Н	Н	L	L	L	Н	Х	Х	Х	
Self-Refresh Entry	REFS	Н	L	L	L	L	н	Х	Х	Х	
Self-Refresh Exit	REFSX	L	Н	Н	Х	Х	Х	Х	Х	Х	
	KELOV	L	н	L	н	Н	Н	Х	Х	Х	
Burst Terminate	TERM	Н	Н	L	н	Н	L	Х	Х	Х	1
Mode Register Set	MRS	Н	Н	L	L	L	L	L	L	V	2

H=High Level, L=Low Level, V=Valid, X=Don't Care, n=CLK cycle number

NOTE:

- 1. Applies only to read bursts with autoprecharge disabled; this command is undefined (and should not be used) for read bursts with autoprecharge enabled, and for write bursts.
- BA0-BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A11 provide the op-code to be written to the selected Mode Register.



Some contents are subject to change without notice.

MH8D64AKQC-75,-10

FUNCTION	TRU	ТН Т	ABLE		-	-		
Current State	/S	/RAS	/CAS	/WE	Address	Command	Action	Notes
IDLE	Н	х	Х	Х	х	DESEL	NOP	
	L	н	Н	Н	х	NOP	NOP	
	L	н	Н	L	BA	TERM	ILLEGAL	2
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	Bank Active, Latch RA	
	L	L	Н	L	BA, A10	PRE / PREA	NOP	4
	L	L	L	Н	х	REFA	Auto-Refresh	5
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set	5
ROW ACTIVE	Н	х	Х	Х	х	DESEL	NOP	
	L	Н	Н	Н	х	NOP	NOP	
	L	Н	Н	L	BA	TERM	NOP	
	L	н	L	Н	BA, CA, A10	READ / READA	Begin Read, Latch CA, Determine Auto-Precharge	
	L	Н	L	L	BA, CA, A10	WRITE / WRITEA	Begin Write, Latch CA, Determine Auto-Precharge	
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Precharge / Precharge All	
	L	L	L	Н	х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
READ	Н	х	Х	Х	х	DESEL	NOP (Continue Burst to END)	
(Auto-	L	Н	Н	Н	х	NOP	NOP (Continue Burst to END)	
Precharge	L	н	Н	L	BA	TERM	Terminate Burst	
Disabled)	L	н	L	Н	BA, CA, A10	READ / READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge	3
	L	Н	L	L	BA, CA, A10	WRITE WRITEA	ILLEGAL	
	L	L	Н	н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	Terminate Burst, Precharge	
	L	L	L	Н	х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	



Some contents are subject to change without notice.

MH8D64AKQC-75,-10

FUNCTION	TRU	ІТН Т	ABL	E (co	ontinued)			
Current State	/S	/RAS	/CAS	/WE	Address	Command	Action	Notes
WRITE	Н	х	х	х	х	DESEL	NOP (Continue Burst to END)	
(Auto-	L	н	н	н	х	NOP	NOP (Continue Burst to END)	
Precharge	L	н	н	L	ВА	TERM	ILLEGAL	
Disabled)	L	Н	L	Н	BA, CA, A10	READ / READA	Terminate Burst, Latch CA, Begin Read, Determine Auto Precharge	3
	L	н	L	L	BA, CA, A10	WRITE / WRITEA	Terminate Burst, Latch CA, Begin Write, Determine Auto- Precharge	3
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	н	L	BA, A10	PRE / PREA	Terminate Burst, Precharge	
	L	L	L	н	х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
READ with	Н	х	х	х	х	DESEL	NOP (Continue Burst to END)	
AUTO	L	н	н	Н	х	NOP	NOP (Continue Burst to END)	
	L	н	н	L	ВА	TERM	ILLEGAL	
	L	н	L	н	BA, CA, A10	READ / READA	ILLEGAL	
	L	н	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL	
	L	L	н	Н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	н	L	BA, A10	PRE / PREA	PRECHARGE/ILLEGAL	2
	L	L	L	Н	х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
WRITE with	Н	х	х	х	х	DESEL	NOP (Continue Burst to END)	
AUTO	L	н	Н	Н	х	NOP	NOP (Continue Burst to END)	
PRECHARGE	L	н	Н	L	ВА	TERM	ILLEGAL	
	L	н	L	н	BA, CA, A10	READ / READA	ILLEGAL	
	L	н	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL	
	L	L	н	н	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	PRECHARGE/ILLEGAL	2
	L	L	L	н	х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	



Some contents are subject to change without notice.

MH8D64AKQC-75,-10

FUNCTION	TRU	ТН Т	ABL	E (cc	ntinued)	_		-
Current State	/S	/RAS	/CAS	/WE	Address	Command	Action	Notes
PRE -	Н	х	Х	Х	х	DESEL	NOP (Idle after tRP)	
CHARGING	L	Н	Н	Н	х	NOP	NOP (Idle after tRP)	
	L	Н	Н	L	BA	TERM	ILLEGAL	2
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	NOP (Idle after tRP)	4
	L	L	L	Н	х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
ROW	Н	х	Х	Х	х	DESEL	NOP (Row Active after tRCD)	
ACTIVATING	L	н	Н	Н	х	NOP	NOP (Row Active after tRCD)	
	L	Н	Н	L	ВА	TERM	ILLEGAL	2
	L	н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	2
	L	L	L	н	х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
WRITE RE-	Н	х	Х	Х	х	DESEL	NOP	
COVERING	L	Н	Н	Н	х	NOP	NOP	
	L	Н	Н	L	ВА	TERM	ILLEGAL	2
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	2
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	2
	L	L	L	н	х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	



Some contents are subject to change without notice.

MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

FUNCTION	TRU	т нт	ABL	E (cc	ontinued)			
Current State	/S	/RAS	/CAS	/WE	Address	Command	Action	Notes
RE-	Н	Х	Х	Х	х	DESEL	NOP (Idle after tRC)	
FRESHING	L	Н	Н	Н	х	NOP	NOP (Idle after tRC)	
	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	
	L	L	L	Н	х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
MODE	Н	х	Х	Х	Х	DESEL	NOP (Idle after tRSC)	
REGISTER	L	Н	Н	Н	х	NOP	NOP (Idle after tRSC)	
SETTING	L	Н	Н	L	ВА	TERM	ILLEGAL	
	L	Н	L	Х	BA, CA, A10	READ / WRITE	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	
	L	L	Н	L	BA, A10	PRE / PREA	ILLEGAL	
	L	L	L	Н	х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	

ABBREVIATIONS:

H=High Level, L=Low Level, X=Don't Care

BA=Bank Address, RA=Row Address, CA=Column Address, NOP=No Operation

NOTES:

- 1. All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.
- 2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, write recovery requirements.
- 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA.
- 5. ILLEGAL if any bank is not idle.

ILLEGAL = Device operation and/or data-integrity are not guaranteed.



536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

Current State	CKE0 n-1	CKE0 n	/S0	/RAS	/CAS	/WE	Add	Action	Notes
SELF-	Н	х	Х	х	х	х	х	INVALID	1
REFRESH	L	н	н	х	х	х	х	Exit Self-Refresh (Idle after tRC)	1
	L	н	L	н	н	Н	Х	Exit Self-Refresh (Idle after tRC)	1
	L	н	L	н	н	L	Х	ILLEGAL	1
	L	н	L	н	L	Х	Х	ILLEGAL	1
	L	н	L	L	х	Х	Х	ILLEGAL	1
	L	L	х	х	х	Х	Х	NOP (Maintain Self-Refresh)	1
POWER	н	х	х	х	х	Х	Х	INVALID	
DOWN	L	Н	х	х	х	Х	Х	Exit Power Down to Idle	
	L	L	х	х	х	Х	Х	NOP (Maintain Self-Refresh)	
ALL BANKS	Н	Н	х	х	х	Х	Х	Refer to Function Truth Table	2
IDLE	Н	L	L	L	L	Н	Х	Enter Self-Refresh	2
	н	L	Н	х	х	Х	Х	Enter Power Down	2
	н	L	L	н	н	Н	Х	Enter Power Down	2
	Н	L	L	н	Н	L	Х	ILLEGAL	2
	н	L	L	н	L	Х	Х	ILLEGAL	2
	Н	L	L	L	х	Х	Х	ILLEGAL	2
	L	х	х	х	х	Х	Х	Refer to Current State =Power Dowr	2
ANY STATE	н	Н	х	х	х	Х	Х	Refer to Function Truth Table	
other than	н	L	х	х	х	Х	Х	Begin CLK Suspend at Next Cycle	3
listed above	L	Н	х	х	х	Х	х	Exit CLK Suspend at Next Cycle	3
	L	L	х	х	х	Х	х	Maintain CLK Suspend	

FUNCTION TRUTH TABLE for CKE

ABBREVIATIONS:

H=High Level, L=Low Level, X=Don't Care


NOTES:

- 1. CKE Low to High transition will re-enable CK0 and other inputs **asynchronously**. A minimum setup time must be satisfied before any command other than EXIT.
- 2. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
- 3. Must be legal command.



536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

SIMPLIFIED STATE DIAGRAM





MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

POWER ON SEQUENCE


Before starting normal operation, the following power on sequence is necessary to prevent a SDRAM from damaged or multifunctioning.


- 1. Apply VDD before or the same time as VDDQ
- 2. Apply VDDQ before or at the same time as VTT & Vref
- 3. Maintain stable condition for 200us after stable power and CLK, apply NOP or DSEL
- 4. Issue precharge command for all banks of the device
- 5. Issue EMRS
- 6. Issue MRS for the Mode Register and to reset the DLL
- 7. Issue 2 or more Auto Refresh commands
- 8. Maintain stable condition for 200 cycle

After these sequence, the SDRAM is idle state and ready for normal operation.

MODE REGISTER

Burst Length, Burst Type and /CAS Latency can be programmed by setting the mode register (MRS). The mode register stores these data until the next MRS command, which may be issued when all banks in discrete are in idle state. After tMRD from a MRS command, the DDR DIMM is ready for new command.





BT= 1

R

2

4

8

R

R

R

R

BT=0

R

2

4

8

R

R

R

R

Sequential Interleaved

R: Reserved for Future Use



V

MH8D64AKQC-75,-10


CK0

/CK0 /S0 /RAS

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module


EXTENDED MODE REGISTER

DLL disable / enable mode can be programmed by setting the extended mode register (EMRS). The extended mode register stores these data until the next EMRS command, which may be issued when all banks in discrete are in idle state. After tRSC from a EMRS command, the DDR DIMM is ready for new command.





MH8D64AKQC-75,-10



Initia	I Add	ress	BL		Column Addressing														
A2	A1	A0			Sequential							Interleaved							
0	0	0		0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1		1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0		2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1		3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	8	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1		5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0		6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1		7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0
-	0	0		0	1	2	3	_		-	-	0	1	2	3				
_	0	1		1	2	3	0					1	0	3	2	1			
-	1	0	4	2	3	0	1					2	3	0	1				
-	1	1		3	0	1	2					3	2	1	0	İ			
-	-	0		0	1							0	1						
-	-	1	2	1	0							1	0						



536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply Voltage	with respect to Vss	-0.5 ~ 3.7	V
VI	Input Voltage	with respect to Vss	-0.5 ~ Vdd+0.5	V
VO	Output Voltage	with respect to Vss	-0.5 ~ Vdd+0.5	V
IO	Output Current		50	mA
Pd	Power Dissipation	Ta = 25°C	4	W
Topr	Operating Temperature		0 ~ 70	°C
Tstg	Storage Temperature		-45 ~ 100	°C

DC OPERATING CONDITIONS

(Ta=0 ~ 70°C , unless otherwise noted)

Quarket	Descenter		Limits		Unit	Nutra
Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Vdd	Supply Voltage	2.3	2.5	2.7	V	
Vref	Input Reference Voltage	0.49*Vdd	0.5*Vdd	0.51*Vdd	V	5
VIH(DC)	High-Level Input Voltage	Vref + 0.18		Vdd+0.3	V	
VIL(DC)	Low-Level Input Voltage	-0.3		Vref - 0.18	V	
VIN(DC)	Input Voltage Level, CK0 and /CK0	-0.3		Vdd + 0.3	V	
VID(DC)	Input Differential Voltage, CK0 and /CK0	0.36		Vdd + 0.6	V	7
VTT	I/O Termination Voltage	Vref - 0.04		Vref + 0.04	V	6

CAPACITANCE

 $(Ta=0 \sim 70^{\circ}C)$, Vdd = VddQ = 2.5 ± 0.2V, Vss = VssQ = 0V, unless otherwise noted)

Symbol	Parameter	Test Condition	Limits(max.)	Unit	Notes
CI(A)	Input Capacitance, address pin	VI - 1.25V	35	pF	11
CI(C)	Input Capacitance, control pin	f=100MHz	35	pF	11
CI(K)	Input Capacitance, CK0 pin		30	рF	11
CI/O	Input Capacitance, I/O pin	VI = 25mVrm	15	pF	11



Some contents are subject to change without notice.

MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

AVERAGE SUPPLY CURRENT from Vdd

(Ta=0 ~ 70°C , Vdd = VddQ = 2.5 ± 0.2V, Vss = VssQ = 0V, Output Open, unless otherwise noted)

Symbol	Parameter/Test Conditions		s(max)	Unit	Notes
Symbol	Falameter/Test Conditions	-75	-10	Unit	NULES
IDD0	OPERATING CURRENT: One Bank(Discrete); Active-Precharge; t RC = t RC MIN; t CK = t CK MIN; DQ, DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	480	460	mA	
IDD1	OPERATING CURRENT: One Bank(Discrete); Active-Read-Precharge; Burst = 2; t RC = t RC MIN; CL = 2.5; t CK = t CK MIN; IOUT= 0 mA;Address and control inputs changing once per clock cycle	540	520	mA	
IDD2P	PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; CKE≦ VIL (MAX); t CK = t CK MIN	80	80	mA	
IDD2N	IDLE STANDBY CURRENT: /CS > VIH (MIN); All banks idle; CKE > VIH (MIN); t CK = t CK MIN; Address and other control inputs changing once per clock cycle	160	160	mA	
IDD3P	ACTIVE POWER-DOWN STANDBY CURRENT: One bank active; power-down mode; CKE≦ VIL (MAX); t CK = t CK MIN	160	160	mA	
IDD3N	ACTIVE STANDBY CURRENT: /CS > VIH (MIN); CKE > VIH (MIN); One bank; Active-Precharge; t RC = t RAS MAX; t CK = t CK MIN; DQ,DM and DQS inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle	300	280	mA	
IDD4R	OPERATING CURRENT: Burst = 2; Reads; Continuous burst;One bank active(Discrete); Address and control inputs changing once per clock cycle; CL = 2.5; t CK = t CK MIN; IOUT = 0 mA	840	800	mA	
IDD4W	OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One bank active(Discrete); Address and control inputs changing once per clock cycle; CL = 2.5; t CK = t CK MIN; DQ, DM and DQS inputs changing twice per clock cycle	840	800	mA	
IDD5	AUTO REFRESH CURRENT: t RC = t RFC (MIN)	760	720	mA	
IDD6	SELF REFRESH CURRENT: CKE ≦0.2V	12	12	mA	9

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(Ta=0 \sim 70^{\circ}C)$, Vdd = VddQ = 2.5 ± 0.2V, Vss =VssQ= 0V, unless otherwise noted)

Cumphal	Decemptor/Test Conditions	Lin	الم:	Nataa	
Symbol	Parameter/Test Conditions	Min.	Max.	Unit	Notes
VIH(AC)	High-Level Input Voltage (AC)	Vref + 0.35		V	
VIL(AC)	Low-Level Input Voltage (AC)		Vref - 0.35	V	
VID(AC)	Input Differential Voltage, CLK and /CLK	0.7	Vdd + 0.6	V	7
VIX(AC)	Input Crossing Point Voltage, CLK and /CLK	0.5*Vdd-0.2	0.5*Vdd+0.2	V	8
IOZ	Off-state Output Current /Q floating Vo=0~V _{DD} Q	-5	5	μA	
li	Input Current / VIN=0 ~ VddQ	-8	8	μA	



Some contents are subject to change without notice.

MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

AC TIMING REQUIREMENTS (Component Level)

 $(Ta=0 \sim 70^{\circ}C)$, Vdd = VddQ = 2.5 ± 0.2V, Vss = VssQ = 0V, unless otherwise noted)

	AC Ch	aracteristics	-7	75	-1	0		
Symbol	Pa	arameter	Min.	Max.	Min.	Max.	Unit	Notes
tAC	DQ Output Valid data d	elay time from CLK//CLK	-0.75	+0.75	-0.8	+0.8	ns	
tDQSCK	DQ Output Valid data d	elay time from CLK//CLK	-0.75	+0.75	-0.8	+0.8	ns	
tCH	CLK High lev el width		0.45	0.55	0.45	0.55	tCK	
tCL	CLK Low level width		0.45	0.55	0.45	0.55	tCK	
		CL=2.5	7.5	15	8	15	ns	
tCK	CLK cycle time	CL=2	10	15	10	15	ns	
tDS	Input Setup time (DQ,DM)		0.5		0.6		ns	
tDH	Input Hold time(DQ,DM)	0.5		0.6		ns	
tDIPW	DQ and DM input pulse	width (for each input)	1.75		2		ns	
tHZ	Data-out-high impedance	e time from CLK//CLK	-0.75	+0.75	-0.8	+0.8	ns	14
tLZ	Data-out-low impedance	e time from CLK//CLK	-0.75	+0.75	-0.8	+0.8	ns	14
tDQSQ	DQ Valid data delay time from DQS			+0.5		+0.6	ns	
tHP	Clock half period		tCLmin or tCHmin		tCLmin or tCHmin		ns	
tQH	Output DQS valid window		tHP- 0.75		tHP-1.0		ns	
tDQSS	Write command to first	DQS latching transition	0.75	1.25	0.75	1.25	tCK	
tDQSH	DQS input High level w	idth	0.35		0.35		tCK	
tDQSL	DQS input Low level wi	dth	0.35		0.35		tCK	
tDSS	DQS falling edge to CL	K setup time	0.2		0.2		tCK	
tDSH	DQS falling edge hold t	ime from CLK	0.2		0.2		tCK	
tMRD	Mode Register Set com	mand cycle time	15		15		ns	
tWPRES	Write preamble setup ti	me	0		0		ns	16
tWPST	Write postamble		0.4	0.6	0.4	0.6	tCK	15
tWPRE	Write preamble		0.25		0.25		tCK	
tIS	Input Setup time (addre	ss and control)	0.9		1.1		ns	19
tIH	Input Hold time (addres	s and control)	0.9		1.1		ns	19
tRPST	Read postamble		0.4	0.6	0.4	0.6	tCK	
tRPRE	Read preamble		0.9	1.1	0.9	1.1	tCK	1



Some contents are subject to change without notice.

MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module


AC TIMING REQUIREMENTS(Continues)

 $(Ta=0 \sim 70^{\circ}C)$, Vdd = VddQ = 2.5 ± 0.2V, Vss = VssQ = 0V, unless otherwise noted)

	AC Characteristics	-75		-	10		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Notes
tRAS	Row Active time	45	120,000	50	120,000	ns	
tRC	Row Cycle time(operation)	65		70		ns	
tRFC	Auto Ref. to Active/Auto Ref. command period	75		80		ns	
tRCD	Row to Column Delay	20		20		ns	
tRP	Row Precharge time	20		20		ns	
tRRD	Act to Act Delay time	15		15		ns	
tWR	Write Recovery time	15		15		ns	
tDAL	Auto Precharge write recovery + precharge time	35		35		ns	
tWTR	Internal Write to Read Command Delay	1		1		tCK	
tXSNR	Exit Self Ref. to non-Read command	75		80		ns	
tXSRD	Exit Self Ref. to -Read command	200		200		tCK	
tXPNR	Exit Power down to command	1		1		tCK	
tXPRD	Exit Power down to -Read command	1		1		tCK	18
tREFI	Average Periodic Refresh interval	15.6		15.6		us	17

Output Load Condition (for component measurement)

VTT=VREF 500hm Vou Zo=50 ohm 30pF VREF VREF



Output Timing Measurement Reference Point



536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module


Notes

- 1. All voltages referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. AC timing and IDD tests may use a VIL to VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK//CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between VIL(AC) and VIH(AC).
- 4. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.
- 5. VREF is expected to be equal to 0.5*VddQ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed +/-2% of the DC value.
- 6. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.
- 7. VID is the magnitude of the difference between the input level on CLK and the input level on /CLK.
- 8. The value of VIX is expected to equal 0.5*VddQ of the transmitting device and must track variations in the DC level of the same.
- 9. Enables on-chip refresh and address counters.
- 10. IDD specification are tested after the device is properly initialized.
- 11. This parameter is sampled. VddQ = +2.5V+/-0.2V, Vdd = +2.5V+/-0.2V, f=100MHz, Ta = 25 °C, VOUT(DC)= VddQ/2, VOUT(PEAK TO PEAK) = 25mV, DM inputs are grouped with I/O pins reflecting the fact that they are matched in laoding (to faciliate trace matching at the board level).
- 12. The CLK//CLK input reference level (for timing referenced to CLK//CLK) is the point at which CLK and /CLK cross; the input reference level for signals other than CLK//CLK, is VREF.
- 13. Inputs are not recognized as valid until VREF stabilized. Exception: during the period before VREF stabilizes, CKE=< 0.3VddQ is recognized as LOW.
- 14. t HZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ), or begins driving (LZ).
- 15. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 16. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
- 17. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 18. tXPRD should be 200 tCLK in the condition of the unstable CLK operation during the power down mode.
- 19. For command/address and CLK & /CLK slew rate ${\geq}1.0V/ns.$



Some contents are subject to change without notice.

MH8D64AKQC-75,-10





536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module


OPERATIONAL DESCRIPTION (Component Level)

BANK ACTIVATE

The DDR SDRAM has four independent banks. Each bank is activated by the ACT command with the bank addresses (BA0,1). A row is indicated by the row address A11-0. The minimum activation interval between one bank and the other bank is tRRD. Maximum 2 ACT commands are allowed within tRC, although the number of banks which are active concurrently is not limited.

PRECHARGE

The PRE command deactivates the bank indicated by BA0,1. When multiple banks are active, the precharge all command (PREA, PRE+A10=H) is available to deactivate them at the same time. After tRP from the precharge, an ACT command to the same bank can be issued.



Bank Activation and Precharge All (BL=8, CL=2)


A precharge command can be issued at BL/2 from a read command without data loss.



536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

READ

After tRCD from the bank activation, a READ command can be issued. 1st Output data is available after the /CAS Latency from the READ, followed by (BL-1) consecutive data when the Burst Length is BL. The start address is specified by A11,A8-A0, and the address sequence of burst data is defined by the Burst Type. A READ command may be applied to any active bank, so the row precharge time (tRP) can be hidden behind continuous output data by interleaving the multiple banks. When A10 is high at a READ command, the auto-precharge(READA) is performed. Any command(READ,WRITE,PRE,ACT) to the same bank is inhibited till the internal precharge is complete. The internal precharge starts at BL/2 after READA. The next ACT command can be issued after (BL/2+tRP) from the previous READA.









Some contents are subject to change without notice.

MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module



READ Auto-Precharge Timing (BL=8)



Timing


Some contents are subject to change without notice.

MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

WRITE

After tRCD from the bank activation, a WRITE command can be issued. 1st input data is set from the WRITE command with data strobe input, following (BL-1) data are written into RAM, when the Burst Length is BL. The start address is specified by A11,A8-A0, and the address sequence of burst data is defined by the Burst Type. A WRITE command may be applied to any active bank, so the row precharge time (tRP) can be hidden behind continuous input data by interleaving the multiple banks. From the last data to the PRE command, the write recovery time (tWRP) is required. When A10 is high at a WRITE command, the auto-precharge(WRITEA) is performed. Any command(READ,WRITE,PRE,ACT) to the same bank is inhibited till the internal precharge is complete. The next ACT command can be issued after tDAL from the last input data cycle.






536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

BURST INTERRUPTION [Read Interrupted by Read]


Burst read operation can be interrupted by new read of any bank. Random column access is allowed. READ to READ interval is minimum 1CLK.



Read Interrupted by Read (BL=8, CL=2)


[Read Interrupted by precharge]

Burst read operation can be interrupted by precharge of the same bank. READ to PRE interval is minimum 1 CLK. A PRE command to output disable latency is equivalent to the /CAS Latency. As a result, READ to PRE interval determines valid data length to be output. The figure below shows examples of BL=8.





MH8D64AKQC-75,-10






Some contents are subject to change without notice.

MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

[Read Interrupted by Burst Stop]


Burst read operation can be interrupted by a burst stop command(TERM). READ to TERM interval is minimum 1 CLK. A TERM command to output disable latency is equivalent to the /CAS Latency. As a result, READ to TERM interval determines valid data length to be output. The figure below shows examples of BL=8.





536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

[Read Interrupted by Write with TERM]






MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module


[Write interrupted by Write]

Burst write operation can be interrupted by write of any bank. Random column access is allowed. WRITE to WRITE interval is minimum 1 CLK.



[Write interrupted by Read]

Burst write operation can be interrupted by read of the same or the other bank. Random column access is allowed. Internal WRITE to READ command interval(tWTR) is minimum 1 CLK. The input data on DQ at the interrupting READ cycle is "don't care". tWTR is referenced from the first positive edge after the last data input.






Some contents are subject to change without notice.

MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

[Write interrupted by Precharge]


Burst write operation can be interrupted by precharge of the same or all bank. Random column access is allowed. tWR is referenced from the first positive CLK edge after the last data input.






MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module



[AUTO REFRESH]

Single cycle of auto-refresh is initiated with a REFA(/CS=/RAS=/CAS=L,/WE=CKE=H) command. The refresh address is generated internally. 4096 REFA cycles within 64ms refresh 128M bits memory cells. The auto-refresh is performed on 4 banks concurrently. Before performing an auto refresh, all banks must be in the idle state. Auto-refresh to auto-refresh interval is minimum tRFC. Any command must not be supplied to the device before tRFC from the REFA command.






Some contents are subject to change without notice.

MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

[SELF REFRESH]

Self -refresh mode is entered by issuing a REFS command (/CS=/RAS=/CAS=L,/WE=H,CKE=L). Once the self-refresh is initiated, it is maintained as long as CKE is kept low. During the self-refresh mode, CKE is asynchronous and the only enable input, all other inputs including CLK are disabled and ignored, so that power consumption due to synchronous inputs is saved. To exit the self-refresh, supplying stable CLK inputs, asserting DESEL or NOP command and then asserting CKE for longer than tXSNR/tXSRD.






536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

[Asynchronous SELF REFRESH]

Asynchronous Self -refresh mode is entered by CKE=L within 2 tCLK after issuing a REFA command (/CS=/RAS=/CAS=L,/WE=H). Once the self-refresh is initiated, it is maintained as long as CKE is kept low. During the self-refresh mode, CKE is asynchronous and the only enable input, all other inputs including CLK are disabled and ignored, so that power consumption due to synchronous inputs is saved. To exit the self-refresh, supplying stable CLK inputs, asserting DESEL or NOP command and then asserting CKE for longer than tXSNR/tXSRD.



Asynchronous Self-Refresh




MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module


[Power DOWN]

The purpose of CLK suspend is power down. CKE is synchronous input except during the self-refresh mode. A command at cycle is ignored. From CKE=H to normal function, DLL recovery time is NOT required in the condition of the stable CLK operation during the power down mode.



[DM CONTROL]

DM is defined as the data mask for writes. During writes, DM masks input data word by word. DM to write mask latency is 0.





536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

Serial Presence Detect Table I

0	Number of Serial PD Bytes Written during Production			SPD DATA(hex)
	Number of Serial PD Bytes Written during Production		128	80
	Total # bytes of SPD memory device		256 Bytes	08
2	Fundamental memory type		SDRAM DDR	07
3	# Row Addresses on this assembly		12	00
4	# Column Addresses on this assembly		9	09
5	# Module Banks on this assembly		1BANK	01
6	Data Width of this assembly		x64	40
7	Data Width continuation		0	00
8	Voltage interface standard of this assembly		SSTL2.5V	04
9 S	SDRAM Cycletime at Max. Supported CAS Latency (CL).	-75	7.5ns	75
	Cycle time for CL=2.5	-10	8.0ns	80
10	SDRAM Access from Clock	-75	±0.75ns	75
	tAC for CL=2.5	-10	±0.8 ns	80
11	DIMM Configuration type (Non-parity, Parity, ECC)		None-parity, Non-ECC	00
12	Refresh Rate/Type		15.625uS/SR	80
13	SDRAM width, Primary DRAM		x16	10
14	Error Checking SDRAM data width		N/A	00
15	Mlimum Clock Delay, Random Column Access		1 clock	01
16	Burst Lengths Supported		2, 4, 8	OE
17	Number of Device Banks		4bank	04
18	CAS# Latency		2.0, 2.5	00
19	CS# Latency		0	01
20	WE Latency		1	02
21	SDRAM Module Attributes		Differential Clock	20
22	SDRAM Device Attributes:General		VDD <u>+</u> 0.2V	00
23	SDRAM Cycle time(2nd highest CAS latency)	-75	10ns	AO
	Cycle time for CL=2	-10	10ns	AO
24	SDRAM Access form Clock(2nd highest CAS latency)	-75	±0.75ns	75
	tAC for CL=2	-10	±0.8ns	80
25	SDRAM Cycle time(3rd highest CAS latency)	-75	Undefined	00
	, , , , , , , , , , , , , , , , , , , ,	-10	Undefined	00
26 s	SDRAM Access form Clock(3rd highest CAS latency)	-75	Undefined	00
	-10		Undefined	00
27	Minimum Row Precharge Time (tRP)		20ns	50
28	Minimum Row Active to Row Active Delay (tRRD)		15ns	3C
29	RAS to CAS Delay Minv (tRCD)		20ns	50
		-75	45ns	2D
30	Active to Precharge Min (tRAS)	-10	50ns	32



536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

Serial Presence Detect Table II

31	Density of each bank on module		64MByte	10
32		-75	0.9nS	90
	Command and Address signal input setup time	-10	1.1nS	В0
	Command and Address signal input hold time	-75	0.9nS	90
33	-10		1.1nS	B0
	-75		0.5nS	50
34	Data signal input setup time	-10	0.6nS	60
35	-75		0.5nS	50
30	Data signal input hold time -10		0.6nS	60
36-61	Superset Information (may be used in future)		option	00
62	SPD Revision		0	00
63	63 Checksum for bytes 0-62		Check sum for -75	93
			Check sum for -10	19
64-71	Manufactures Jedec ID code per JEP-108E		MITSUBISHI	1CFFFFFFFFFFFFFFF
72	Manufacturing location		Manufacturing Location	XX
73-90	Manufactures Part Number	Manufactures Part Number		4D4838443634414B51432D37352020202020
			MH8D64AKQC-10	4D4838443634414B51432D31302020202020
91-92	Revision Code		PCB revision	rrrr
93-94	Manufacturing date		year/week code	уумм
95-98	Assembly Serial Number		serial number	SSSSSSS
99-127	Reserved		Undefined	00
128-255	Open for Customer Use		Undefined	00



MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module


EEPROM Components A.C. and D.C. Characteristics

		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units
Vcc	Supply Voltage	2.2		5.5	V
Vss	Supply Voltage	0	0	0	V
VIH	Input High Voltage	Vccx0.7		Vcc+0.5	V
VL	Input Low Voltage	-1		Vccx0.3	V
Vol	Output Low Voltage			0.4	V

EEPROM A.C.Timing Parameters (Ta=0 to 70°C)

		Limi	ts	
Symbol	Parameter	Min.	Max.	Units
fSCL	SCL Clock Frequency		100	KHz
ТΙ	Noise Supression Time Constant at SCL, SDA inputs		200	ns
TAA	SCL Low to SDA Data Out Valid		3.5	US
	Time the Bus Must Be Free before a New Transmission Can Start	4.7		US
THD:STA	Start Condition Hold Time	4.0		US
TLOW	Clock Low Time	4.7		us
THIGH	Clock High Time	4.0		us
TSU:STA	Start Condition Setup Time	4.7		us
THD:DAT	Data In Hold Time	0		us
TSU:DAT	Data In Setup Time	250		ns
TR	SDA and SCL Rise Time		1	us
TF	SDA and SCL Fall Time		300	ns
TSU:STO	Stop Condition Setup Time	4.0		us
TDH	Data Out Hold Time	100		ns
TWR	Write Cycle Time		10	ms

tWR is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle.






MH8D64AKQC-75,-10

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

OUTLINE





17.May.2001

536,870,912-BIT (8,388,608-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

2. Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3.All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

4.When using any or all of the information contained in these materials, including product data, diagrams, charts, programs and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products.

Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

6. The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

7.If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8.Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

