


PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS
M37735MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

M37735MHLXXXHP BLOCK DIAGRAM



PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS
M37735MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37735MHLXXXHP

Parameter		Functions
Number of basic instructions		103
Instruction execution time		333 ns (the fastest instruction at external clock 12 MHz frequency)
Memory size	ROM	124 Kbytes
	RAM	3968 bytes
Input/Output ports	P0 – P2, P4 – P8	8-bit X 8
	P3	4-bit X 1
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5
	TB0, TB1, TB2	16-bit X 3
Serial I/O		(UART or clock synchronous serial I/O) X 3
A-D converter		10-bit X 1 (8 channels)
Watchdog timer		12-bit X 1
Interrupts		3 external types, 16 internal types Each interrupt can be set to the priority level (0 – 7.)
Clock generating circuit		2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)
Supply voltage		2.7 – 5.5 V
Power dissipation		9 mW (at 3 V supply voltage, external clock 12 MHz frequency) 22.5 mW (at 5 V supply voltage, external clock 12 MHz frequency)
Input/Output characteristic	Input/Output voltage	5 V
	Output current	5 mA
Memory expansion		Maximum 1 Mbytes
Operating temperature range		–40 to 85 °C
Device structure		CMOS high-performance silicon gate process
Package		80-pin plastic molded fine-pitch QFP (80P6D-A;0.5 mm lead pitch)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

PIN DESCRIPTION

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source		Apply 2.7 – 5.5 V to Vcc and 0 V to Vss.
CNVss	CNVss input	Input	This pin controls the processor mode. Connect to Vss for the single-chip mode and the memory expansion mode, and to Vcc for the microprocessor mode.
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.
XIN	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should be connected to the XIN pin, and the XOUT pin should be left open.
XOUT	Clock output	Output	
\bar{E}	Enable output	Output	In the single-chip mode, this pin functions as the enable signal output pin which indicates the access status in the internal bus. In the memory expansion mode or the microprocessor mode, this pin functions as the \bar{RDE} signal output pin.
BYTE	External data bus width selection input	Input	In the memory expansion mode or the microprocessor mode, this pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.
AVcc, AVss	Analog power source input		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P00 – P07	I/O port P0	I/O	In the single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset. In the memory expansion mode or the microprocessor mode, these pins output $\bar{CS}_0 - \bar{CS}_4$, $\bar{RSM}\bar{P}$ signals, and address (A16, A17).
P10 – P17	I/O port P1	I/O	In the single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in the memory expansion mode or the microprocessor mode and external data bus has a 16-bit width, high-order data (D8 – D15) is input/output or an address (A8 – A15) is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address (A8 – A15) is output.
P20 – P27	I/O port P2	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, low-order data (D0 – D7) is input/output or an address (A0 – A7) is output.
P30 – P33	I/O port P3	I/O	In the single-chip mode, these pins have the same function as port P0. In the memory expansion mode or the microprocessor mode, \bar{WEL} , \bar{WEH} , ALE, and \bar{HLDA} signals are output.
P40 – P47	I/O port P4	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, P40, P41, and P42 become HOLD and RDY input pins, and clock ϕ_1 output pin, respectively. Functions of the other pins are the same as in the single-chip mode. However, in the memory expansion mode, P42 also functions as an I/O port.
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timers A0 to A3 and input pins for key input interrupt input ($\bar{KI}_0 - \bar{KI}_3$).
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timer A4, input pins for external interrupt input ($\bar{INT}_0 - \bar{INT}_2$) and input pins for timers B0 to B2. P67 also functions as sub-clock ϕ_{SUB} output pin.
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins function as input pins for A-D converter. P72 to P75 also function as I/O pins for UART2. Additionally, P76 and P77 have the function as the output pin (XCOUT) and the input pin (XCIN) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the XCOUT and XCIN pins, connect a resonator or an oscillator between the both.
P80 – P87	I/O port P8	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for UART 0 and UART 1.

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

BASIC FUNCTION BLOCKS

The M37735MHLXXXHP has the same functions as the M37735MHBXXXFP except for the package and the reset circuit. Refer to the section on the M37735MHBXXXFP.

RESET CIRCUIT

The microcomputer is released from the reset state when the RESET pin is returned to "H" level after holding it at "L" level with the power source voltage at 2.7 – 5.5 V. Program execution starts at the address formed by setting address A₂₃ – A₁₆ to 001₆, A₁₅ – A₈ to the contents of address FFFF₁₆, and A₇ – A₀ to the contents of address FFFE₁₆. Figure 1 shows an example of a reset circuit. When the stabilized clock is input from the external to the main-clock oscillation circuit, the reset input voltage must be 0.55 V or less when the power source voltage reaches 2.7 V. When a resonator/oscillator is connected to the main-clock oscillation circuit, change the reset input voltage from "L" to "H" after the main-clock oscillation is fully stabilized.

The status of the internal registers during reset is the same as the M37735MHBXXXFP's.

ADDRESSING MODES

The M37735MHLXXXHP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details.

MACHINE INSTRUCTION LIST

The M37735MHLXXXHP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.

DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

- (1) M37735MHLXXXHP mask ROM order confirmation form
- (2) 80P6D, 80P6Q mark specification form
- (3) ROM data (EPROM 3 sets)




Fig. 1 Example of a reset circuit

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Power source voltage		-0.3 to +7	V
AV _{cc}	Analog power source voltage		-0.3 to +7	V
V _i	Input voltage RESET, CNV _{ss} , BYTE		-0.3 to +12	V
V _i	Input voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, V _{REF} , X _{IN}		-0.3 to V _{cc} + 0.3	V
V _o	Output voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X _{OUT} , \bar{E}		-0.3 to V _{cc} + 0.3	V
P _d	Power dissipation	T _a = 25 °C	200	mW
T _{opr}	Operating temperature		-40 to +85	°C
T _{stg}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (V_{cc} = 2.7 – 5.5 V, T_a = -40 to +85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V _{cc}	Power source voltage	f(X _{IN}) : Operating	2.7	5.5	V
		f(X _{IN}) : Stopped, f(X _{CIN}) = 32.768 kHz	2.7	5.5	
AV _{cc}	Analog power source voltage		V _{cc}		V
V _{ss}	Power source voltage		0		V
AV _{ss}	Analog power source voltage		0		V
V _{IH}	High-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X _{IN} , RESET, CNV _{ss} , BYTE, X _{CIN} (Note 3)	0.8 V _{cc}		V _{cc}	V
V _{IH}	High-level input voltage P10 – P17, P20 – P27 (in single-chip mode)	0.8 V _{cc}		V _{cc}	V
V _{IH}	High-level input voltage P10 – P17, P20 – P27 (in memory expansion mode and microprocessor mode)	0.5 V _{cc}		V _{cc}	V
V _{IL}	Low-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X _{IN} , RESET, CNV _{ss} , BYTE, X _{CIN} (Note 3)	0		0.2V _{cc}	V
V _{IL}	Low-level input voltage P10 – P17, P20 – P27 (in single-chip mode)	0		0.2V _{cc}	V
V _{IL}	Low-level input voltage P10 – P17, P20 – P27 (in memory expansion mode and microprocessor mode)	0		0.16V _{cc}	V
I _{OH(peak)}	High-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-10	mA
I _{OH(avg)}	High-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-5	mA
I _{OL(peak)}	Low-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87			10	mA
I _{OL(peak)}	Low-level peak output current P44 – P47, P50 – P53			16	mA
I _{OL(avg)}	Low-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87			5	mA
I _{OL(avg)}	Low-level average output current P44 – P47, P50 – P53			12	mA
f(X _{IN})	Main-clock oscillation frequency (Note 4)			12	MHz
f(X _{CIN})	Sub-clock oscillation frequency		32.768	50	kHz

Notes 1. Average output current is the average value of a 100 ms interval.

2. The sum of I_{OL(peak)} for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of I_{OH(peak)} for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of I_{OL(peak)} for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of I_{OH(peak)} for ports P4, P5, P6, and P7 must be 80 mA or less.

3. Limits V_{IH} and V_{IL} for X_{CIN} are applied when the sub clock external input selection bit = "1".

4. The maximum value of f(X_{IN}) = 6 MHz when the main clock division selection bit = "1".

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+85\text{ }^\circ\text{C}$, $f(X_{IN}) = 12\text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
VOH	High-level output voltage P00 – P07, P10 – P17, P20 – P27, P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87	$V_{CC} = 5\text{ V}$, $I_{OH} = -10\text{ mA}$	3			V	
		$V_{CC} = 3\text{ V}$, $I_{OH} = -1\text{ mA}$	2.5				
VOH	High-level output voltage P00 – P07, P10 – P17, P20 – P27, P33	$V_{CC} = 5\text{ V}$, $I_{OH} = -400\text{ }\mu\text{A}$	4.7			V	
VOH	High-level output voltage P30 – P32	$V_{CC} = 5\text{ V}$, $I_{OH} = -10\text{ mA}$	3.1			V	
		$V_{CC} = 5\text{ V}$, $I_{OH} = -400\text{ }\mu\text{A}$	4.8				
		$V_{CC} = 3\text{ V}$, $I_{OH} = -1\text{ mA}$	2.6				
VOH	High-level output voltage \bar{E}	$V_{CC} = 5\text{ V}$, $I_{OH} = -10\text{ mA}$	3.4			V	
		$V_{CC} = 5\text{ V}$, $I_{OH} = -400\text{ }\mu\text{A}$	4.8				
		$V_{CC} = 3\text{ V}$, $I_{OH} = -1\text{ mA}$	2.6				
VOL	Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87	$V_{CC} = 5\text{ V}$, $I_{OL} = 10\text{ mA}$			2	V	
		$V_{CC} = 3\text{ V}$, $I_{OL} = 1\text{ mA}$			0.5		
VOL	Low-level output voltage P44 – P47, P50 – P53	$V_{CC} = 5\text{ V}$, $I_{OL} = 16\text{ mA}$			1.8	V	
		$V_{CC} = 3\text{ V}$, $I_{OL} = 10\text{ mA}$			1.5		
VOL	Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33	$V_{CC} = 5\text{ V}$, $I_{OL} = 2\text{ mA}$			0.45	V	
VOL	Low-level output voltage P30 – P32	$V_{CC} = 5\text{ V}$, $I_{OL} = 10\text{ mA}$			1.9	V	
		$V_{CC} = 5\text{ V}$, $I_{OL} = 2\text{ mA}$			0.43		
		$V_{CC} = 3\text{ V}$, $I_{OL} = 1\text{ mA}$			0.4		
VOL	Low-level output voltage \bar{E}	$V_{CC} = 5\text{ V}$, $I_{OL} = 10\text{ mA}$			1.6	V	
		$V_{CC} = 5\text{ V}$, $I_{OL} = 2\text{ mA}$			0.4		
		$V_{CC} = 3\text{ V}$, $I_{OL} = 1\text{ mA}$			0.4		
VT+ – VT-	Hysteresis $\overline{\text{HOLD}}$, $\overline{\text{RDY}}$, $\text{TA0IN} - \text{TA4IN}$, $\text{TB0IN} - \text{TB2IN}$, $\overline{\text{INT0}} - \overline{\text{INT2}}$, $\overline{\text{ADTRG}}$, $\overline{\text{CTS0}}$, $\overline{\text{CTS1}}$, $\overline{\text{CTS2}}$, CLK0 , CLK1 , CLK2 , $\overline{\text{K10}} - \overline{\text{K13}}$	$V_{CC} = 5\text{ V}$	0.4		1	V	
		$V_{CC} = 3\text{ V}$	0.1		0.7		
VT+ – VT-	Hysteresis $\overline{\text{RESET}}$	$V_{CC} = 5\text{ V}$	0.2		0.5	V	
		$V_{CC} = 3\text{ V}$	0.1		0.4		
VT+ – VT-	Hysteresis X_{IN}	$V_{CC} = 5\text{ V}$	0.1		0.4	V	
		$V_{CC} = 3\text{ V}$	0.06		0.26		
VT+ – VT-	Hysteresis X_{CIN} (When external clock is input)	$V_{CC} = 5\text{ V}$	0.1		0.4	V	
		$V_{CC} = 3\text{ V}$	0.06		0.26		
IIH	High-level input current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X_{IN} , $\overline{\text{RESET}}$, CNVss , BYTE	$V_{CC} = 5\text{ V}$, $V_I = 5\text{ V}$			5	μA	
		$V_{CC} = 3\text{ V}$, $V_I = 3\text{ V}$			4		
IIL	Low-level input current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P53, P60, P61, P65 – P67, P70 – P77, P80 – P87, X_{IN} , $\overline{\text{RESET}}$, CNVss , BYTE	$V_{CC} = 5\text{ V}$, $V_I = 0\text{ V}$			-5	μA	
		$V_{CC} = 3\text{ V}$, $V_I = 0\text{ V}$			-4		
IIL	Low-level input current P54 – P57, P62 – P64	$V_I = 0\text{ V}$, without a pull-up transistor	$V_{CC} = 5\text{ V}$			-5	μA
			$V_{CC} = 3\text{ V}$			-4	
		$V_I = 0\text{ V}$, with a pull-up transistor	$V_{CC} = 5\text{ V}$	-0.25	-0.5	-1.0	mA
			$V_{CC} = 3\text{ V}$	-0.08	-0.18	-0.35	
VRAM	RAM hold voltage	When clock is stopped.	2			V	

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+85\text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
I _{CC}	Power source current	When single-chip mode, output pins are open, and other pins are V _{SS} .	V _{CC} = 5 V, f(X _{IN}) = 12 MHz (square waveform), f(f ₂) = 6 MHz, f(X _{CIN}) = 32.768 kHz, in operating (Note 1)		4.5	9	mA
			V _{CC} = 3 V, f(X _{IN}) = 12 MHz (square waveform), f(f ₂) = 6 MHz, f(X _{CIN}) = 32.768 kHz, in operating (Note 1)		3	6	mA
			V _{CC} = 3 V, f(X _{IN}) = 12 MHz (square waveform), f(f ₂) = 0.75 MHz, f(X _{CIN}) : Stopped, in operating		0.4	0.8	mA
			V _{CC} = 3 V, f(X _{IN}) = 12 MHz (square waveform), f(X _{CIN}) = 32.768 kHz, when a WIT instruction is executed (Note 2)		6	12	μA
			V _{CC} = 3 V, f(X _{IN}) : Stopped, f(X _{CIN}) = 32.768 kHz, in operating (Note 3)		30	60	μA
			V _{CC} = 3 V, f(X _{IN}) : Stopped, f(X _{CIN}) = 32.768 kHz, when a WIT instruction is executed (Note 4)		3	6	μA
			T _a = 25 °C, when clock is stopped			1	μA
			T _a = 85 °C, when clock is stopped			20	μA

- Notes 1.** This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop bit = "1".
- 2.** This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".
- 3.** This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
- 4.** This applies when the X_{COUT} drivability selection bit = "0" and the system clock stop bit at wait state = "1".

A–D CONVERTER CHARACTERISTICS

($V_{CC} = AV_{CC} = 5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+85\text{ }^\circ\text{C}$, f(X_{IN}) = 12 MHz, unless otherwise noted (Note))

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	V _{REF} = V _{CC}			10	Bits
—	Absolute accuracy	V _{REF} = V _{CC}			± 3	LSB
RLADDER	Ladder resistance	V _{REF} = V _{CC}	10		25	kΩ
t _{CONV}	Conversion time		19.6			μs
V _{REF}	Reference voltage		2.7		V _{CC}	V
V _{IA}	Analog input voltage		0		V _{REF}	V

Note. This applies when the main clock division selection bit = "0" and f(f₂) = 6 MHz.

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

TIMING REQUIREMENTS ($V_{CC} = 2.7 - 5.5$ V, $V_{SS} = 0$ V, $T_a = -40$ to $+85$ °C, $f(X_{IN}) = 12$ MHz, unless otherwise noted (Note 1))

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

External clock input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t_c	External clock input cycle time (Note 1)	83		ns
$t_{w(H)}$	External clock input high-level pulse width (Note 2)	33		ns
$t_{w(L)}$	External clock input low-level pulse width (Note 2)	33		ns
t_r	External clock rise time		15	ns
t_f	External clock fall time		15	ns

Notes 1. When the main clock division selection bit = "1", the minimum value of $t_c = 166$ ns.

2. When the main clock division selection bit = "1", values of $t_{w(H)} / t_c$ and $t_{w(L)} / t_c$ must be set to values from 0.45 through 0.55.

Single-chip mode

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su}(P0D-E)$	Port P0 input setup time	200		ns
$t_{su}(P1D-E)$	Port P1 input setup time	200		ns
$t_{su}(P2D-E)$	Port P2 input setup time	200		ns
$t_{su}(P3D-E)$	Port P3 input setup time	200		ns
$t_{su}(P4D-E)$	Port P4 input setup time	200		ns
$t_{su}(P5D-E)$	Port P5 input setup time	200		ns
$t_{su}(P6D-E)$	Port P6 input setup time	200		ns
$t_{su}(P7D-E)$	Port P7 input setup time	200		ns
$t_{su}(P8D-E)$	Port P8 input setup time	200		ns
$t_{h(E-P0D)}$	Port P0 input hold time	0		ns
$t_{h(E-P1D)}$	Port P1 input hold time	0		ns
$t_{h(E-P2D)}$	Port P2 input hold time	0		ns
$t_{h(E-P3D)}$	Port P3 input hold time	0		ns
$t_{h(E-P4D)}$	Port P4 input hold time	0		ns
$t_{h(E-P5D)}$	Port P5 input hold time	0		ns
$t_{h(E-P6D)}$	Port P6 input hold time	0		ns
$t_{h(E-P7D)}$	Port P7 input hold time	0		ns
$t_{h(E-P8D)}$	Port P8 input hold time	0		ns

Memory expansion mode and microprocessor mode

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su}(D-RDE)$	Data input setup time	50		ns
$t_{su}(RDY-\phi 1)$	RDY input setup time	80		ns
$t_{su}(HOLD-\phi 1)$	HOLD input setup time	80		ns
$t_{h}(RDE-D)$	Data input hold time	0		ns
$t_{h}(\phi 1-RDY)$	RDY input hold time	0		ns
$t_{h}(\phi 1-HOLD)$	HOLD input hold time	0		ns

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Timer A input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _{c(TA)}	TAiIn input cycle time	250		ns
t _{w(TAH)}	TAiIn input high-level pulse width	125		ns
t _{w(TAL)}	TAiIn input low-level pulse width	125		ns

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _{c(TA)}	TAiIn input cycle time (Note)	666		ns
t _{w(TAH)}	TAiIn input high-level pulse width (Note)	333		ns
t _{w(TAL)}	TAiIn input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(X_{IN}). Refer to "DATA FORMULAS".

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _{c(TA)}	TAiIn input cycle time (Note)	666		ns
t _{w(TAH)}	TAiIn input high-level pulse width	166		ns
t _{w(TAL)}	TAiIn input low-level pulse width	166		ns

Note. Limits change depending on f(X_{IN}). Refer to "DATA FORMULAS".

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _{w(TAH)}	TAiIn input high-level pulse width	166		ns
t _{w(TAL)}	TAiIn input low-level pulse width	166		ns

Timer A input (Up-down input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _{c(UP)}	TAiOUT input cycle time	3333		ns
t _{w(UPH)}	TAiOUT input high-level pulse width	1666		ns
t _{w(UPL)}	TAiOUT input low-level pulse width	1666		ns
t _{su(UP-TiN)}	TAiOUT input setup time	666		ns
t _{h(TiN-UP)}	TAiOUT input hold time	666		ns

Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _{c(TA)}	TAjIN input cycle time	2000		ns
t _{su(TAjIN-TAjOUT)}	TAjIN input setup time	500		ns
t _{su(TAjOUT-TAjIN)}	TAjOUT input setup time	500		ns

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Timer B input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (one edge count)	250		ns
$t_{w(TBH)}$	TBiIN input high-level pulse width (one edge count)	125		ns
$t_{w(TBL)}$	TBiIN input low-level pulse width (one edge count)	125		ns
$t_{c(TB)}$	TBiIN input cycle time (both edges count)	500		ns
$t_{w(TBH)}$	TBiIN input high-level pulse width (both edges count)	250		ns
$t_{w(TBL)}$	TBiIN input low-level pulse width (both edges count)	250		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (Note)	666		ns
$t_{w(TBH)}$	TBiIN input high-level pulse width (Note)	333		ns
$t_{w(TBL)}$	TBiIN input low-level pulse width (Note)	333		ns

Note. Limits change depending on $f(X_{IN})$. Refer to "DATA FORMULAS".

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (Note)	666		ns
$t_{w(TBH)}$	TBiIN input high-level pulse width (Note)	333		ns
$t_{w(TBL)}$	TBiIN input low-level pulse width (Note)	333		ns

Note. Limits change depending on $f(X_{IN})$. Refer to "DATA FORMULAS".

A-D trigger input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(AD)}$	ADTRG input cycle time (minimum allowable trigger)	1333		ns
$t_{w(ADL)}$	ADTRG input low-level pulse width	166		ns

Serial I/O

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	333		ns
$t_{w(CKH)}$	CLKi input high-level pulse width	166		ns
$t_{w(CKL)}$	CLKi input low-level pulse width	166		ns
$t_{d(C-Q)}$	TxDi output delay time		100	ns
$t_{h(C-Q)}$	TxDi hold time	0		ns
$t_{su(D-C)}$	RxDi input setup time	65		ns
$t_{h(C-D)}$	RxDi input hold time	75		ns

External interrupt \overline{INT}_i input, key input interrupt \overline{KI}_i input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{w(INH)}$	\overline{INT}_i input high-level pulse width	250		ns
$t_{w(INL)}$	\overline{INT}_i input low-level pulse width	250		ns
$t_{w(KIL)}$	\overline{KI}_i input low-level pulse width	250		ns

DATA FORMULAS

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_w(TAH)$	TAiIn input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_w(TAL)$	TAiIn input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIn input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_w(TBH)$	TBiIn input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_w(TBL)$	TBiIn input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns

Note. $f(f_2)$ represents the clock f_2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXXFP".

SWITCHING CHARACTERISTICS

($V_{CC} = 2.7 - 5.5 V$, $V_{SS} = 0 V$, $T_a = -40$ to $+85^\circ C$, $f(XIN) = 12 MHz$, unless otherwise noted (Note))

Single-chip mode

Symbol	Parameter	Test conditions	Limits		Unit
			Min.	Max.	
$t_{d(E-P0Q)}$	Port P0 data output delay time	Fig. 2		300	ns
$t_{d(E-P1Q)}$	Port P1 data output delay time			300	ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			300	ns
$t_{d(E-P3Q)}$	Port P3 data output delay time			300	ns
$t_{d(E-P4Q)}$	Port P4 data output delay time			300	ns
$t_{d(E-P5Q)}$	Port P5 data output delay time			300	ns
$t_{d(E-P6Q)}$	Port P6 data output delay time			300	ns
$t_{d(E-P7Q)}$	Port P7 data output delay time			300	ns
$t_{d(E-P8Q)}$	Port P8 data output delay time			300	ns

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 6 MHz$.




Fig. 2 Measuring circuit for ports P0 – P8 and $\phi 1$

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Memory expansion mode and microprocessor mode

(V_{CC} = 2.7 – 5.5 V, V_{SS} = 0 V, T_a = –40 to +85 °C, f(X_{IN}) = 12 MHz, unless otherwise noted (Note 1))

Symbol	Parameter	(Note 2) Wait mode	Test conditions	Limits		Unit
				Min.	Max.	
t _d (CS–WE) t _d (CS–RDE)	Chip-select output delay time	No wait	Fig. 2	20		ns
		Wait 1		182		ns
		Wait 0				
t _h (WE–CS) t _h (RDE–CS)	Chip-select hold time			4		ns
t _d (A _n –WE) t _d (A _n –RDE)	Address output delay time	No wait		20		ns
		Wait 1		182		ns
		Wait 0				
t _d (A–WE) t _d (A–RDE)	Address output delay time	No wait		20		ns
		Wait 1		162		ns
		Wait 0				
t _h (WE–A _n) t _h (RDE–A _n)	Address hold time			40		ns
t _w (ALE)	ALE pulse width	No wait		40		ns
		Wait 1		123		ns
		Wait 0				
t _{su} (A–ALE)	Address output setup time	No wait		10		ns
		Wait 1		93		ns
		Wait 0				
t _h (ALE–A)	Address hold time	No wait		9		ns
		Wait 1		40		ns
		Wait 0				
t _d (ALE–WE) t _d (ALE–RDE)	ALE output delay time	No wait		4		ns
		Wait 1		40		ns
		Wait 0				
t _d (WE–DQ)	Data output delay time				90	ns
t _h (WE–DQ)	Data hold time			40		ns
t _w (WE)	WEL/WEH pulse width	No wait		131		ns
		Wait 1		298		ns
		Wait 0				
t _{pxz} (RDE–DZ)	Floating start delay time				10	ns
t _{pxz} (RDE–DZ)	Floating release delay time			53		ns
t _w (RDE)	RDE pulse width	No wait		128		ns
		Wait 1		295		ns
		Wait 0				
t _d (RSMP–WE) t _d (RSMP–RDE)	RSMP output delay time			25		ns
t _h (φ ₁ –RSMP)	RSMP hold time			0		ns
t _d (WE–φ ₁) t _d (RDE–φ ₁)	φ ₁ output delay time			0	30	ns
t _d (φ ₁ –HLDA)	HLDA output delay time				120	ns

Notes 1. This applies when the main clock division selection bit = “0” and f(f₂) = 6 MHz.

2. No wait : Wait bit = “1”.

Wait 1 : The external memory area is accessed with wait bit = “0” and wait selection bit = “1”.

Wait 0 : The external memory area is accessed with wait bit = “0” and wait selection bit = “0”.

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Bus timing data formulas ($V_{CC} = 2.7 - 5.5V$, $V_{SS} = 0V$, $T_a = -40$ to $+85^\circ C$, $f(X_{IN}) = 12$ MHz (Max.), unless otherwise noted (Note1))


Symbol	Parameter	Wait mode	Limits		Unit
			Min.	Max.	
td(CS-WE) td(CS-RDE)	Chip-select output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 1	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		
th(WE-CS) th(RDE-CS)	Chip-select hold time		4		ns
td(An-WE) td(An-RDE)	Address output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 1	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		
td(A-WE) td(A-RDE)	Address output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 1	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 88$		
th(WE-An) th(RDE-An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
tw(ALE)	ALE pulse width	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
		Wait 1	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 43$		
tsu(A-ALE)	Address output setup time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 73$		ns
		Wait 1	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 73$		
th(ALE-A)	Address hold time	No wait	9		ns
		Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		
td(ALE-WE) td(ALE-RDE)	ALE output delay time	No wait	4		ns
		Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		
td(WE-DQ)	Data output delay time			90	ns
th(WE-DQ)	Data hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
tw(WE)	$\overline{WEL}/\overline{WEH}$ pulse width	No wait	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$		ns
		Wait 1	$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 35$		
tpxz(RDE-DZ)	Floating start delay time			10	ns
tpzx(RDE-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$		ns
tw(RDE)	\overline{RDE} pulse width	No wait	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 38$		ns
		Wait 1	$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 38$		
td(RSMP-WE) td(RSMP-RDE)	\overline{RSMP} output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 58$		ns
th(ϕ_1 -RSMP)	\overline{RSMP} hold time		0		ns
td(WE- ϕ_1) td(RDE- ϕ_1)	ϕ_1 output delay time		0	30	ns


Notes 1. This applies when the main clock division selection bit = "0".

2. $f(f_2)$ represents the clock f_2 frequency.


For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXFP".

TIMING DIAGRAM
 Single-chip mode







PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Memory expansion and microprocessor mode
 (When wait bit = "1")



(When wait bit = "0")




(When wait bit = "1" or "0" in common)



- Test conditions
- $V_{CC} = 2.7 - 5.5 \text{ V}$
 - Input timing voltage : $V_{IL} = 0.2V_{CC}$, $V_{IH} = 0.8V_{CC}$
 - Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

Memory expansion and microprocessor mode
 (No wait : When wait bit = "1")




Test condition

- $V_{CC} = 2.7 - 5.5 V$
- Output timing voltage : $V_{OL} = 0.8 V, V_{OH} = 2.0 V$
- Data input Dmin : $V_{IL} = 0.16 V_{CC}, V_{IH} = 0.5 V_{CC}$

Memory expansion and microprocessor mode

(Wait 1 : The external area is accessed when wait bit = "0" and wait selection bit = "1".)




Test condition

- $V_{CC} = 2.7 - 5.5 V$
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$
- Data input D_{min} : $V_{IL} = 0.16 V_{CC}$, $V_{IH} = 0.5 V_{CC}$

Memory expansion and microprocessor mode

(Wait 0 : The external memory are is accessed when wait bit = "0" and wait selection bit = "0".)



Test conditions

- $V_{CC} = 2.7 - 5.5$ V
- Output timing voltage : $V_{OL} = 0.8$ V, $V_{OH} = 2.0$ V
- Data input D_{MIN} : $V_{IL} = 0.16$ V_{CC} , $V_{IH} = 0.5$ V_{CC}

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




PACKAGE OUTLINE

80P6D-A


Plastic 80pin 12x12mm body LQFP

EIAJ Package Code	JEDEC Code	Weight (g)	Lead Material
LQFP80-P-1212-0.50	-	0.44	Alloy 42

Scale : 2.5/1



Detail F



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0	0.1	0.2
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	11.9	12.0	12.1
E	11.9	12.0	12.1
e	-	0.5	-
Hd	13.8	14.0	14.2
HE	13.8	14.0	14.2
L	0.3	0.5	0.7
L1	-	1.0	-
y	-	-	0.1
theta	0°	-	10°
b2	-	0.225	-
l2	1.0	-	-
MD	-	12.4	-
ME	-	12.4	-

GZZ-SH00-43B<68A0>

7700 FAMILY MASK ROM ORDER CONFIRMATION FORM
SINGLE-CHIP 16-BIT MICROCOMPUTER
M37735MHLXXXHP
mitsubishi ELECTRIC

Mask ROM number	
-----------------	--

Receipt	Date:	
	Section head signature	Supervisor signature

Note : Please fill in all items marked ※

※	Customer	Company name	TEL ()	Issuance signatures	Responsible officer	Supervisor
		Date issued	Date:			

※1. Confirmation


Specify the name of the product being ordered.
 Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).
 If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data.
 We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data.
 Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas

--	--	--	--

 (hexadecimal notation)

EPROM Type :



- Set "FF₁₆" in the shaded area.
- Address 0₁₆ to 10₁₆ are the area for storing the data on model designation and options. This area must be written with the data shown below.
 Details for option data are given next in the section describing the STP instruction option.
 Address and data are written in hexadecimal notation.

Address	Address	Address
4D 0	4C 8	Option data 10
33 1	FF 9	
37 2	FF A	
37 3	FF B	
33 4	FF C	
35 5	FF D	
4D 6	FF E	
48 7	FF F	

※2. STP instruction option

One of the following sets of data should be written to the option data address (10₁₆) of the EPROM you have ordered.
 Check @ in the appropriate box.

STP instruction enable Address 10₁₆
 STP instruction disable Address 10₁₆

※3. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6D Mark Specification Form (for M37735MHLXXXHP) and attach to the Mask ROM Order Confirmation Form.


※4. Comments

80P6S (80-PIN QFP) MARK SPECIFICATION FORM
80P6D (80-PIN Fine-pitch QFP)


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi IC Catalog Name




- Notes1 : The mark field should be written right aligned.
 2 : The fonts and size of characters are standard Mitsubishi type.
 3 : Customer's parts number can be up to 10 alphanumeric characters for capital letters, hyphens, commas, periods and so on.
 4 : If the Mitsubishi logo is not required, check the box below.

Mitsubishi logo is not required

- 5 : The allocation of Mitsubishi IC catalog name and Mitsubishi product number is different on the package owing to the number of Mitsubishi IC catalog name's characters, and the requiring Mitsubishi logo or not.

C. Special Mark Required



- Notes1 : If special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated technically as close as possible. Mitsubishi product number (6-digit, or 7-digit) and Mask ROM number (3-digit) are always marked for sorting the products.

- 2 : If special character fonts (e.g., customer's trade mark logo) must be used in Special Mark, check the box below.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special character fonts required

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37735MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION DESCRIPTION LIST

M37735MHLXXXHP Datasheet

Rev. No.	Revision Description		Rev. date																															
1.00	First Edition		970414																															
1.01	The following are added: <ul style="list-style-type: none"> • MASK ROM ORDER CONFIRMATION FORM • MARK SPECIFICATION FORM 		980421																															
2.00	The following are revised: <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Page</th> <th style="width: 40%;">Previous Version</th> <th style="width: 45%;">Revised Version</th> </tr> </thead> <tbody> <tr> <td>P1 PIN CONFIGURATION (TOP VIEW)</td> <td style="text-align: center;">Outline 80P6D-A</td> <td style="text-align: center;">Outline 80P6D-A, <u>80P6Q-A</u></td> </tr> <tr> <td>P5 Right column Line 2</td> <td> <p>The M37735MHLXXXHP has 28 powerful addressing modes. Refer to the <u>MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS</u> for the details of each addressing mode.</p> <p>MACHINE INSTRUCTION LIST The M37735MHLXXXHP has 103 machine instructions. Refer to the <u>MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS</u> for details.</p> </td> <td> <p>The M37735MHLXXXHP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details.</p> <p>MACHINE INSTRUCTION LIST The M37735MHLXXXHP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.</p> </td> </tr> <tr> <td>Line 10</td> <td style="text-align: center;">(2) <u>80P6D</u> mark specification form</td> <td style="text-align: center;">(2) <u>80P6D</u>, <u>80P6Q</u> mark specification form</td> </tr> <tr> <td rowspan="4">P9 Memory expansion mode and microprocessor mode</td> <td colspan="3" style="text-align: center;">Previous Version</td> </tr> <tr> <td style="text-align: center;">Symbol</td> <td style="text-align: center;">Parameter</td> <td style="text-align: center;">Limits Min. Max. Unit</td> </tr> <tr> <td style="text-align: center;">tsu(D-RDE)</td> <td style="text-align: center;">Data input setup time</td> <td style="text-align: center;">80 ns</td> </tr> <tr> <td colspan="3" style="text-align: center;">Revised Version</td> </tr> <tr> <td style="text-align: center;">Symbol</td> <td style="text-align: center;">Parameter</td> <td style="text-align: center;">Limits Min. Max. Unit</td> </tr> <tr> <td style="text-align: center;">tsu(D-RDE)</td> <td style="text-align: center;">Data input setup time</td> <td style="text-align: center;">50 ns</td> </tr> </tbody> </table>		Page	Previous Version	Revised Version	P1 PIN CONFIGURATION (TOP VIEW)	Outline 80P6D-A	Outline 80P6D-A, <u>80P6Q-A</u>	P5 Right column Line 2	<p>The M37735MHLXXXHP has 28 powerful addressing modes. Refer to the <u>MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS</u> for the details of each addressing mode.</p> <p>MACHINE INSTRUCTION LIST The M37735MHLXXXHP has 103 machine instructions. Refer to the <u>MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS</u> for details.</p>	<p>The M37735MHLXXXHP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details.</p> <p>MACHINE INSTRUCTION LIST The M37735MHLXXXHP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.</p>	Line 10	(2) <u>80P6D</u> mark specification form	(2) <u>80P6D</u> , <u>80P6Q</u> mark specification form	P9 Memory expansion mode and microprocessor mode	Previous Version			Symbol	Parameter	Limits Min. Max. Unit	tsu(D-RDE)	Data input setup time	80 ns	Revised Version			Symbol	Parameter	Limits Min. Max. Unit	tsu(D-RDE)	Data input setup time	50 ns	980731
Page	Previous Version	Revised Version																																
P1 PIN CONFIGURATION (TOP VIEW)	Outline 80P6D-A	Outline 80P6D-A, <u>80P6Q-A</u>																																
P5 Right column Line 2	<p>The M37735MHLXXXHP has 28 powerful addressing modes. Refer to the <u>MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS</u> for the details of each addressing mode.</p> <p>MACHINE INSTRUCTION LIST The M37735MHLXXXHP has 103 machine instructions. Refer to the <u>MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS</u> for details.</p>	<p>The M37735MHLXXXHP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details.</p> <p>MACHINE INSTRUCTION LIST The M37735MHLXXXHP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.</p>																																
Line 10	(2) <u>80P6D</u> mark specification form	(2) <u>80P6D</u> , <u>80P6Q</u> mark specification form																																
P9 Memory expansion mode and microprocessor mode	Previous Version																																	
	Symbol	Parameter	Limits Min. Max. Unit																															
	tsu(D-RDE)	Data input setup time	80 ns																															
	Revised Version																																	
Symbol	Parameter	Limits Min. Max. Unit																																
tsu(D-RDE)	Data input setup time	50 ns																																