

M62009L,P,FP

LOW POWER 2 OUTPUT SYSTEM RESET IC WITH EXTERNAL INPUT

DESCRIPTION

As applications for microcomputers are increasing, a desire has arisen for a RAM backup function. Let us introduce Mitsubishi Electric new low power dissipation, high-performance system reset IC, which is suitable for such RAM backup.


The M62009, which is a low power-dissipation 2-output microcomputer system reset IC, is a 2-output system reset IC which provides for RAM backup in microcomputers, and reduces power dissipation by using the Bi-CMOS process. The M62009 considerably reduces the number of components in the reset circuit.

The M62009 performs two-stage detection of normal supply voltage and backup supply voltage required for backup mode. When the supply voltage is switched from normal supply voltage to backup supply voltage the interruption output, which is one of the two outputs, gives the interruption signal to a microcomputer, in this way, the microcomputer reduces power dissipation and enters in the backup mode. If the backup supply voltage goes lower than the voltage required for backup, the reset output (RESET output) which is different from the INT output gives the reset signal (forced reset) to the microcomputer. The interruption signal from the INT output recovers the microcomputer from the backup mode. To recover from reset, RESET output is canceled when the specified interval of time (delay time) elapses after the signal is given from the INT output.


FEATURES

- Bi-CMOS process low power dissipation circuit configuration
 $I_{cc}=7\mu A$ (Typ.) (Normal mode $V_{cc1}=V_{cc2}=5.0V$)
 $I_{cc}=5\mu A$ (Typ.) (Backup mode $V_{cc1}=5.0V$)
 $I_{cc}=1\mu A$ (Typ.) (Backup mode $V_{cc1}=2.5V$)
- Two supply detection
 V_{cc1} (RESET) $V_{cc1-1}=4.0V$ (typ): Increase of V_{cc1}
 $V_{s1-2}=2.0V$ (typ): Decrease of V_{cc1}
 V_{cc2} (INT) Free set up
- Two outputs (open drain type)
 Reset output (RESET): Forced reset signal output
 Interruption output (INT): Output of the signal for interruption processing
 (output of the switching signal for backup mode)

PIN CONFIGURATION (TOP VIEW)



Outline 8P5(L)



Outline 8P4(P)

8P2S-A(FP)


NC:NO CONNECTION

- Packages 2 types
 5-pin SIP (single in-line)
 8-pin SOP (mini flat)

APPLICATION

Prevention of errors in microcomputer system in electronic equipment that requires RAM backup, such as office, industrial, and home-use equipment.

BLOCK DIAGRAM



M62009L,P,FP

LOW POWER 2 OUTPUT SYSTEM RESET IC WITH EXTERNAL INPUT

ABSOLUTE MAXIMUM RATINGS(Ta=25°C, unless otherwise noted)

| Symbol | Parameter | Conditions | Ratings | Unit |
|-------------------|-----------------------|------------|---------------------------|-------|
| V _{cc} | Supply voltage | | 8 | V |
| I _{SINK} | Output sink current | | 5 | mA |
| P _d | Power dissipation | | 800(SIP)/625(DIP)/440(FP) | mW |
| K _θ | Thermal derating | (Ta 25°C) | 8(SIP)/6.25(DIP)/4.4(FP) | mW/°C |
| T _{opr} | Operating temperature | | -20 ~ +75 | °C |
| T _{stg} | Storage temperature | | -55 ~ +125 | °C |


ELECTRICAL CHARACTERISTICS(Ta=25°C, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------------------|---------------------------|--|--------|------|------|------|
| | | | Min. | Typ. | Max. | |
| V _{s 1-1} | Detection voltage | Increase of V _{cc1} | 3.8 | 4.0 | 4.2 | V |
| V _{s 1-2} | Detection voltage | Decrease of V _{cc1} | 1.85 | 2.00 | 2.15 | V |
| V _{s 2} | Reference voltage | Decrease of V _I | 1.20 | 1.25 | 1.30 | V |
| V _s | Hysteresis voltage | V _{cc2} =Detection voltage of hysteresis voltage (Detection voltage=4V set up) | | 87 | | mV |
| I _{cc} | Circuit Current | V _{cc1} =V _{cc2} =5V | | 7 | 30 | μA |
| I _{cc2-1} | Circuit Current | V _{cc1} =5V V _{cc2} =0V | | 5 | 20 | μA |
| I _{cc2-2} | Circuit Current | V _{cc1} =2.5V V _{cc2} =0V | | 1 | 4.5 | μA |
| t _d | Delay time | C _d =0.33μF | | 50 | | mS |
| V _{sat} | Output saturation voltage | V _{IN} =5V I _c =4mA(NMOS) | | 0.2 | 0.4 | V |

M62009L,P,FP

LOW POWER 2 OUTPUT SYSTEM RESET IC WITH EXTERNAL INPUT

TIMING CHART



- ① $V_{cc2}=V_{SH}$ (Increase of V_{cc2}) \overline{INT} output \rightarrow Low
- ② $V_{cc2}=V_{SL}$ (Decrease of V_{cc2}) \overline{INT} output \rightarrow High
- ③ Delay time obtained from V_{s1-1} . $t_d=50\text{msec}$ ($C_d=0.33\mu\text{F}$): $t_d=1.52 \times 10^5 \times C_d$ (sec)
RESET output: reset cancel (cancel)
- ④ $V_{cc1}=V_{S1-2}$ (V_{cc1} Decrease)
RESET output: forced reset output (L reset)

APPLICATION CIRCUIT EXAMPLE

