# Micro Linear

## ML4632

## **Fiber Optic LED Driver**

## **GENERAL DESCRIPTION**

The ML4632 is a fiber optic LED driver suited for network applications up to 20Mbps. The part is capable of driving up to 100mA of current through a Fiber Optic LED from an ECL or TTL level input signal. Its efficient output stage provides a high current that can be programmed for accurate absolute output level as well as automatic temperature compensation. The combination of automatic temperature compensation and a highly accurate current driven design insures precise launch power.

The LED driver's output stage provides fast, well matched rise and fall times through a unique class B output stage that burns supply current only when the LED is on. A positive temperature coefficient of up to 3300ppm/°C can be programmed into the output current to compensate for the negative temperature coefficient of the LED optical output power. An optional peaking circuit may also be employed.

The ECL and TTL inputs are ANDed so one can be used for data and the other for an enable input. An ECL compatible BIAS voltage is also provided for single ended ECL applications.


## **FEATURES**

- Current Driven Output for accurate Launch Power
- Programmable output current from 20mA to 100mA
- Programmable temperature coefficient, 0 to 3300ppm/°C
- High Efficiency Output Stage
- Programmable LED pre-bias current
- Low EMI/RFI Noise
- ECL or TTL inputs
- Optional Peaking circuit

### APPLICATIONS

- IEEE 802.3, 10BASE-F
- IEEE 802.5 Fiber Optic Token Ring
- IEEE 802.4 Fiber Optic Token Bus
- Fiber Optic Data Communications and Telecommunications

### **BLOCK DIAGRAM**






## **PIN CONFIGURATION**

ML4632 14-Pin PDIP (P14)

ECLN	1	14	ECLP
VBIAS	2	13	TTL
LED	3	12	РТАТ
GND	4	11	DRV
RTSET	5	10	VREF
RPK	6	9	IOFF
PEAK	7	8	Vcc
	TOP V	/IEW	

#### ML4632 16-Pin Wide SOIC (S16W)



## **PIN DESCRIPTION**

NAME	FUNCTION	NAME	FUNCTION		
	Negative ECL data input. Tie to VBIAS for	$V_{CC}$	Positive power supply. +5 volts.		
	single ended ECL operation or when ECLP is used as an enable. Tie to ground during TTL only operation.	I <sub>OFF</sub>	Connect a resistor from this pin to $V_{CC}$ to increase the off current to the LED, i.e. 4.3K $\Omega$ for 1mA. With this pin open, the default I <sub>OFF</sub>		
VBIAS	BIAS voltage for single ended ECL operation.		current is between 0.5–1.0mA.		
LED	Fiber optic LED drive pin. Connect the LED between this pin and V <sub>CC</sub> .	VREF	A constant 1.2V reference output used to set up DRV.		
GND	Negative power supply. The pin should be tied to the grounded side of RTSET to improve output accuracy and avoid a ground loop.	DRV	A DC input that sets the positive swing on RTSET and the high level output current to the LED.		
RTSET	Output current programming pin. Connect a resistor of value V <sub>DRV</sub> /I <sub>LED</sub> from this pin to ground to set the high LED output current.	PTAT	Proportional to Absolute Temperature. A 1.0V reference at 25°C that moves proportional to absolute temperature, also used to set up		
RPK	Peaking circuit bias pin. Connect a resistor of		DRV. (See figure 1)		
	value V <sub>DRV</sub> /I <sub>PEAK</sub> from this pin to ground when using the peaking circuit. Leave open circuited when peaking is not used.	TTL	TTL data input. Can also be used as an enable during ECL operation. TTL = High (enabled), TTL = Low (disabled).		
PEAK	Peaking circuit output pin. When using peaking, connect this pin to V <sub>CC</sub> through a resistor of value RRPK. Then connect a capacitor from this pin to the LED cathode. When peaking is not used, open circuit RPK.	ECLP	Positive ECL data input controls signal to the LED. Tie to VBIAS during TTL only operation or use as an enable.		



## ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

PEAK DC Output Current	120mA
Storage Temperature –65°C to	+150°C
Lead Temperature (Soldering 10 sec.)	. 260°C

V <sub>CC</sub>	to 6V
Input Pin Voltages –0.3V to V <sub>CC</sub> +	0.3V
LED Output Current 12	0mA

## **ELECTRICAL CHARACTERISTICS**

Over the recommended operating conditions of  $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified. (Note 1)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
I <sub>CC</sub>	Supply Current	LED off		25	35	mA
VREF	VREF Voltage	No Load	1.14	1.20	1.26	V
V <sub>PTAT</sub>	PTAT Voltage	No Load, $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	0.9 1.08	1.0 1.2	1.1 1.32	V V
V <sub>OS</sub>	Driver Offset	$VDRV = 1.2V, RTSET = 20\Omega$			50	mV
I <sub>ledh</sub> I <sub>ledl</sub>	LED Current Accuracy High Low	$VDRV = VREF, RTSET = 20\Omega$ $I_{OFF} = open$	54 0.5	60 0.7	66 1.0	mA mA
t <sub>R</sub>	Rise Time	$VDRV = VREF$ , $RTSET = 20\Omega$		4.5		ns
t <sub>F</sub>	Fall Time	$VDRV = VREF$ , $RTSET = 20\Omega$		4.5		ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Low to High High to Low	$VDRV = VREF$ , $RTSET = 20\Omega$ TTL and ECL		10.0 10.0		ns ns
t <sub>PWD</sub>	Pulse Width Distortion	$VDRV = VREF$ , $RTSET = 20\Omega$		1.0	2.0	ns
V <sub>PK</sub>	Peaking Voltage	$R_{RPK} = 20\Omega, C_{PK} = 100 \text{pF}, R_{PEAK} = 20\Omega$	1.08	1.2	1.32	V
V <sub>PKTR</sub>	Peaking Rise Time	$R_{RPK} = 20\Omega, C_{PK} = 100 \text{pF}, R_{PEAK} = 20\Omega$		4.5		ns
V <sub>PKTF</sub>	Peaking Fall Time	$R_{RPK} = 20\Omega, C_{PK} = 100 \text{pF}, R_{PEAK} = 20\Omega$		4.5		ns
I <sub>ECL</sub>	ECL Input Current				20	μΑ
I <sub>TTL</sub>	TTL Input Current				100	μΑ
$V_{DO}$	Dropout Voltage between pin 5 and 3		1.5			V
I <sub>OFF</sub>	Additional LED Off Current	$V_{CC} = 5V, R_{IOFF} = 4.3K\Omega$	0.8	1.0	1.2	mA
VBIAS	ECL BIAS Voltage	$V_{CC} = 5V, T_A = 25^{\circ}C$		3.8		V

Note 1: Limits are guaranteed by 100% testing, sampling or correlation with worst-case test conditions.

Note 2: Low Duty cycle pulse testing is performed at  $T_A$ .



## FUNCTIONAL DESCRIPTION

The ML4632 accepts ECL and TTL input signals and generates a high speed, high accuracy output current which is independent of supply voltage variations. The output current is programmable from 20mA to 100mA. A temperature coefficient can be programmed into the output current and a peaking circuit can be added with a few external components.

The input of the LED driver accepts both ECL and TTL signals. The ECL input stage is a standard NPN differential pair with a common mode range of between 3V and 4.5V with a +5V supply. A bias voltage VBIAS is available for biasing either ECL input for single-ended operation. The TTL input has a standard switching range of between 0.8V and 2.0V. These inputs are ANDed so that the extra input can be used as an enable.

Output current to the LED is set by connecting the appropriate resistance from RTSET to ground. With the VREF and DRV pins tied together, the high level output voltage at RTSET will be 1.2V. The current through the LED. The output current with RTSET set to  $20\Omega$  will be

 $I_{LED}$  (HIGH) = 1.2V/R<sub>TSET</sub> = 1.2V/20 $\Omega$  = 60mA.

The low level output current is set internally by a resistor at approximately 0.7mA. This current prebiases the LED and results in faster optical rise times. The value of this current can be increased by connecting a resistor from the  $I_{OFF}$  pin to  $V_{CC}$ . The additional current will be equal to  $(V_{CC} - 0.7V)/R_{IOFF}$ .

The voltage input at the DRV pin appears across the RTSET pin when the LED is turned on. The current in RTSET is directed through the LED. Therefore the voltage set at DRV along with the RTSET resistor sets current through the LED.

A temperature coefficient of between 0ppm/°C and 3300ppm/°C can be programmed into the high level output current to compensate for the drop in LED optical output power at high temperatures. This is accomplished by driving the DRV pin from a resistor divider between the VREF and PTAT pins.

When DRV is tied directly to PTAT, the peak voltage at RTSET will be 1.0V at 25°C and have a 3300ppm/°C temperature coefficient. At 85°C, PTAT is 1.2V and equal to VREF. An arbitrary temperature coefficient less than 3300 ppm/°C can be set by using a resistor divider between PTAT and VREF to set the voltage at DRV, as shown in figure 1.




Figure 1. Current for Programming Output Temperature Coefficient

In this configuration the temperature coefficient is

$$TC_{ILED} = (3300 \text{ppm}/^{\circ}\text{C})\frac{\text{R1}}{\text{R1}+\text{R2}}, \text{ and}$$
$$I_{LED (HIGH)} = \frac{1V + 0.2V\left(\frac{\text{R2}}{\text{R1}+\text{R2}}\right)}{\text{RTSET}}$$

The output current will be a linear function of temperature. A plot of  $I_{LED}$  versus temperature for several values of the programming resistance, R1 and R2, in figure 2.






Figure 2. I<sub>LED</sub> vs T,  $R_{TSET} = 20\Omega$ 

The ML4632 output stage conducts full load current only when the LED is on, and even then power dissipation in the part is low because most of the +5V supply voltage is dropped across the LED and external resistor R<sub>TSET</sub>. Even with a low power design, the LED driver junction temperature will rise above ambient due to quiescent power dissipation and won't exactly match the LED junction temperature since it is also self-heating. Therefore, the effectiveness of a temperature compensated design will be related to component power dissipations, thermal conductance of the PC board and packaging, and the proximity of the LED driver to the LED.


The ML4632 also provides for peaking of the LED output current. Peaking is used to counteract the effects of the LED junction capacitance. By creating a controlled overshoot and undershoot in the output current waveform, charge is transferred to and from the LED capacitance on the rising and falling edges of the output, speeding up rise and fall times.

To provide peaking current, a second output stage is biased up with a resistor from RPK to ground and another from PEAK to V<sub>CC</sub>. When these bias resistors are set equal to each other, a pulse will be generated across the R<sub>PEAK</sub> resistor with a magnitude equal to the voltage on the DVR pin. A coupling capacitor transfers the rising and falling edges of the output current waveform. A typical application is shown in figure 3. When the resistors  $R_{RPK}$  and  $R_{PEAK}$  are both set to  $20\Omega$ , a pulse will be generated at the PEAK pin of magnitude 1.2V and equivalent resistance  $20\Omega$  (assuming  $V_{DRV} = 1.2V$ ).





The peaking current is coupled through the 100pF capacitor,  $C_{PEAK}$ , which will transfer 120pC of charge to and from the LED on each cycle of output current. The peaking circuit shown provides approximately a 70% overshoot current into a 0 $\Omega$  LED impedance. Peaking currents will be slightly lower for real LED's.




**Note:** The LED, PEAK and  $V_{CC}$  traces should be very short and shielded with a GND plane to reduce ringing and overshoot at the LED.


TTL Driven Implementation (No Temp. Comp)











## Package: S16W

## **ORDERING INFORMATION**

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4632CP	0°C to 70°C	14-Pin PDIP (P14)
ML4632CS	0°C to 70°C	16-Pin Wide SOIC (S16W)

© Micro Linear 1997 Micro Linear is a registered trademark of Micro Linear Corporation

Products described in this document may be covered by one or more of the following patents, U.S.: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,556,761; 5,592,128; 5,594,376; Japan: 2598946. Other patents are pending.

Micro Linear reserves the right to make changes to any product herein to improve reliability, function or design. Micro Linear does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others. The circuits contained in this data sheet are offered as possible applications only. Micro Linear makes no warranties or representations as to whether the illustrated circuits infringe any intellectual property rights of others, and will accept no responsibility or liability for use of any application herein. The customer is urged to consult with appropriate legal counsel before deciding on a particular application.

2092 Concourse Drive San Jose, CA 95131 Tel: 408/433-5200 Fax: 408/432-0295

