MOSEL VITELIC

V62C18164096 256K x 16, CMOS STATIC RAM


Features

- High-speed: 85, 100 ns
- Ultra low CMOS standby current of 2µA (max.)
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three state outputs
- Ultra low data retention current (V_{CC} = 1.0V)
- Operating voltage: 1.8V 2.3V
- Packages
 - 48-Ball CSP BGA (8mm x 10mm)

Description

The V62C18164096 is a 4,194,304-bit static random-access memory organized as 262,144 words by 16 bits. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Functional Block Diagram



Device Usage Chart

Operating Temperature	Package Outline	Access Time (ns)		Po	wer	Temperature
Operating Temperature Range	В	85	100	L	LL	Mark
0°C to 70°C	•	•	•	•	•	Blank
-40°C to +85°C	•	•	•		•	I

Pin Descriptions

A₀-A₁₇ Address Inputs

These 18 address inputs select one of the 256K x 16 bit segments in the RAM.

CE₁, CE₂ Chip Enable Inputs

 $\overline{\text{CE}}_1$ is active LOW and $\overline{\text{CE}}_2$ is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when deselected.

OE Output Enable Input

The output enable input is active LOW. With the chip enabled, when \overline{OE} is Low and \overline{WE} High, data will be presented on the I/O pins. The I/O pins will be in the high impedance state when \overline{OE} is High.

UBE, LBE Byte Enable

Active low inputs. These inputs are used to enable the upper or lower data byte.

WE Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present at the I/O pins; when \overline{WE} is LOW and \overline{OE} is HIGH, the data present on the I/O pins will be written into the selected memory locations.


I/O₁-I/O₁₆ Data Input and Data Output Ports These 16 bidirectional ports are used to read data from and write data into the RAM.

V_{CC} Power Supply

GND Ground

Pin Configurations (Top View)

48 BGA




TOP VIEW

	1	2	3	4	5	6
Α	BLE	OE	A0	A1	A2	CE ₂
В	I/O9	BHE	А3	A4	Œ ₁	I/O1
С	I/O10	I/O11	A5	A6	I/O2	I/O3
D	VSS	I/O12	A17	A7	I/O4	vcc
Е	VCC	I/O13	NC	A16	I/O5	vss
F	I/O15	I/O14	A14	A15	I/O6	1/07
G	I/O16	NC	A12	A13	WE	I/O8
Н	NC	A8	A9	A10	A11	NC
	Note: N	IC me	ans no	conn	ect.	

TOP VIEW

Part Number Information



Absolute Maximum Ratings (1)

Symbol	Parameter	Commercial	Industrial	Units
V _{CC}	Supply Voltage	-0.5 to V _{CC} + 0.5	-0.5 to V _{CC} + 0.5	V
V_N	Input Voltage	-0.5 to V _{CC} + 0.5	-0.5 to V _{CC} + 0.5	V
V_{DQ}	Input/Output Voltage Applied	V _{CC} + 0.3	V _{CC} + 0.3	V
T _{BIAS}	Temperature Under Bias	-10 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C

NOTE:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance* T _A	= 25°C, f =	= 1.0MHz
-----------------------------	-------------	----------

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Output Capacitance	V _{I/O} = 0V	8	pF

NOTE:

1. This parameter is guaranteed and not tested.

Truth Table

Mode	Œ ₁	CE ₂	ŌĒ	WE	UBE	LBE	I/O ₉₋₁₆ Operation	I/O ₁₋₈ Operation
Standby	Н	Х	Х	Х	Х	Х	High Z	High Z
Standby	Х	L	Х	Х	Х	Х	High Z	High Z
Output Disable	L	Н	Х	Х	Н	Н	High Z	High Z
Output Disable	L	Н	Н	Н	Х	Х	High Z	High Z
Read	L	Н	L	Н	L	L	D _{OUT}	D _{OUT}
Read	L	Н	L	Н	L	Н	D _{OUT}	High Z
Read	L	Н	L	Н	Н	L	High Z	D _{OUT}
Write	L	Н	Х	L	L	L	D _{IN}	D _{IN}
Write	L	Н	Х	L	L	Н	D _{IN}	High Z
Write	L	Н	Х	L	Н	L	High Z	D _{IN}

NOTE:

X = Don't Care, L = LOW, H = HIGH

MOSEL VITELIC

V62C18164096

DC Electrical Characteristics (over all temperature ranges, $V_{CC} = 1.8V - 2.3V$)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V _{IL}	Input LOW Voltage ^(1,2)		-0.3	_	0.4	V
V _{IH}	Input HIGH Voltage ⁽¹⁾		1.6	_	V _{CC} + 0.3	V
I _{IL}	Input Leakage Current	$V_{CC} = Max$, $V_{IN} = 0V$ to V_{CC}	-1	_	1	μΑ
I _{OL}	Output Leakage Current	$V_{CC} = Max, \overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	-1	_	1	μΑ
V _{OL}	Output LOW Voltage	V _{CC} = Min, I _{OL} = 2.1mA	_	_	0.4	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min, I _{OH} = -0. 1mA	V _{CC} - 0.4	_	_	V


Symbol	Parameter	Power	Com.(3)	Ind. ⁽³⁾	Units
I _{CC1}	Average Operating Current, $\overline{CE}_1 = V_{IL}$, $CE_2 = VCC - 0.2V$, Output Open,	f = fmax	25	30	mA
	V _{CC} = Max.		2	3	
I _{SB}	TTL Standby Current	L	0.4	0.5	mA
	$\overline{CE} \ge V_{IH}, V_{CC} = Max., f = 0$	LL	0.3	0.3	
I _{SB1}	CMOS Standby Current, $\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2\text{V}$, $\text{CE}_2 < 0.2\text{V}$	L	5	7	μΑ
	$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V, V_{CC} = Max., f = 0$	LL	2	3	

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- V_{IL} (Min.) = -3.0V for pulse width < 20ns. Maximum values.

AC Test Conditions

Input Pulse Levels	0 to 1.6V
Input Rise and Fall Times	5 ns
Timing Reference Levels	0.9V
Output Load	see below

AC Test Loads and Waveforms



* Includes scope and jig capacitance

 $C_L = 30 pF + 1 TTL Load$

Key to Switching Waveforms

WAVEFORM	INPUTS	оитритѕ
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


Data Retention Characteristics

Symbol	Parameter		Power	Min.	Typ. ⁽²⁾	Max.	Units
V _{DR}	$\begin{split} &V_{CC} \text{ for Data Retention} \\ &\overline{CE}_1 \geq V_{CC} - 0.2V, \ CE_2 < 0.2V, \ V_{IN} \geq V_{CC} - 0.2V, \\ &\text{ or } V_{IN} \leq 0.2V \end{split}$			1.0	_	2.3	V
I _{CCDR}	Data Retention Current	Com'l	L	_	1	3	μА
	$\overline{CE}_1 \ge V_{DR} - 0.2V$, $CE_2 < 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$, or $V_{IN} \le 0.2V$, $V_{DR} = 1.0V$		LL	_	0.5	1.5	
	51 VIN = 5.2 V, VBR = 1.5 V		L	_	_	5	
			LL	_	_	2	
t _{CDR}	Chip Deselect to Data Retention Time			0	_	_	ns
t _R	Operation Recovery Time (see Retention Waveform))		t _{RC} ⁽¹⁾	_	_	ns

NOTES:

- 1. t_{RC} = Read Cycle Time 2. T_A = +25°C.

Low V_{CC} Data Retention Waveform (\overline{CE} Controlled)



AC Electrical Characteristics

(over all temperature ranges)

Read Cycle


Parameter		8	5	10		
Name	Parameter	Min.	Max.	Min.	Max.	Unit
t _{RC}	Read Cycle Time	85	_	70	_	ns
t _{AA}	Address Access Time	_	85	_	100	ns
t _{ACS}	Chip Enable Access Time	_	85	_	100	ns
t _{BA}	UBE, LBE Access Time	_	85	_	100	ns
t _{OE}	Output Enable to Output Valid	_	35	_	40	ns
t _{CLZ}	Chip Enable to Output in Low Z	10	_	15	_	ns
t _{BLZ}	UBE, LBE to Output in Low Z	10	_	15	_	ns
t _{OLZ}	Output Enable to Output in Low Z	10	_	10	_	ns
t _{CHZ}	Chip Disable to Output in High Z	0	30	0	35	ns
t _{OHZ}	Output Disable to Output in High Z	0	30	0	35	ns
t _{BHZ}	UBE, LBE to Output in High Z	0	30	0	35	ns
t _{OH}	Output Hold from Address Change	10	_	10	_	ns

Write Cycle


Parameter		85		100		
Name	Parameter	Min.	Max.	Min.	Max.	Unit
t _{WC}	Write Cycle Time	85	_	100	_	ns
t _{CW}	Chip Enable to End of Write	70	_	80	_	ns
t _{AS}	Address Setup Time	0	_	0	_	ns
t _{AW}	Address Valid to End of Write	70	_	80	_	ns
t _{WP}	Write Pulse Width	60	_	70	_	ns
t _{WR}	Write Recovery Time	0	_	0	_	ns
t _{WHZ}	Write to Output High-Z	0	25	0	35	ns
t _{DW}	Data Setup to End of Write	40	_	45	_	ns
t _{DH}	Data Hold from End of Write	0	_	0	_	ns
t _{BW}	UBE, LBE to End of Write	70	_	80	_	ns

Switching Waveforms (Read Cycle)


Read Cycle 1^(1, 2)



Read Cycle 2^(1, 2, 4, 6)



Read Cycle 3^(1, 3, 4, 6)




NOTES:


- 1.
- $\overline{WE} = V_{IH}$. $\overline{CE}_1 = V_{IL}$. $\overline{CE}_2 = V_{IH}$. Address valid prior to or coincident with \overline{CE} transition LOW.
- $\overline{\text{OE}} = \text{V}_{\text{IL}}.$ Transition is measured $\pm 500 \text{mV}$ from steady state with $\text{C}_{\text{L}} = 5 \text{pF}$. This parameter is guaranteed and not 100% tested.
- $\overline{\mathsf{UBE}} = \mathsf{V}_{\mathsf{IL}}, \, \overline{\mathsf{LBE}} = \mathsf{V}_{\mathsf{IL}}.$

Switching Waveforms (Write Cycle)

Write Cycle 1 (WE Controlled)(4)



Write Cycle 2 (CE Controlled)⁽⁴⁾




NOTES:


- The internal write time of the memory is defined by the overlap of CE₁ and CE₂ active and WE low. All signals must be active to
 initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to
 the second transition edge of the signal that terminates the write.
- 2. t_{WR} is measured from the earlier of \overline{CE}_1 or \overline{WE} going high, or CE_2 going LOW at the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. $\overline{OE} = V_{IL}$ or V_{IH} . However it is recommended to keep \overline{OE} at V_{IH} during write cycle to avoid bus contention.
- 5. If $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6. t_{CW} is measured from \overline{CE}_1 going low or CE_2 going HIGH to the end of write.

Package Diagrams

48 Ball—8x10 BGA



SYMBOL	UNIT.MM				
Α	1.05+0.15				
A1	0.25±0.05				
b	0.35±.0.05				
С	0.30(TYP)				
D	10.00±0.10				
D1	5.25				
Е	8.00±0.10				
E1	3.75				
е	0.75TYP				
aaa	0.10				



MOSEL VITELIC

WORLDWIDE OFFICES

V62C18164096

U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

HONG KONG

19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 852-2666-3307 FAX: 852-2770-8011

TAIWAN

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI

PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

NO 19 LI HSIN RD. SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888

FAX: 886-3-566-5888

SINGAPORE

10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013

JAPAN

WBG MARIVE WEST 25F 6, NAKASE 2-CHOME MIHAMA-KU, CHIBA-SHI CHIBA 261-7125

PHONE: 81-43-299-6000 FAX: 81-43-299-6555

UK & IRELAND

SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK BELLSHILL. LANARKSHIRE. SCOTLAND, ML4 3NQ

PHONE: 01698-748515 FAX: 01698-748516

GERMANY (CONTINENTAL **EUROPE & ISRAEL)**

71083 HERRENBERG BENZSTR. 32 **GERMANY**

PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22

U.S. SALES OFFICES

NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

SOUTHWESTERN

302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807

CENTRAL, **NORTHEASTERN & SOUTHEASTERN**

604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-1402 FAX: 972-690-0341

© Copyright 2000, MOSEL VITELIC Inc.

Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.