

HIGH PERFORMANCE	50
Max. $\overline{\text{RAS}}$ Access Time, (t_{RAC})	50 ns
Max. Column Address Access Time, (t_{CAA})	24 ns
Min. Extended Data Out Mode Cycle Time, (t_{PC})	19 ns
Min. Read/Write Cycle Time, (t_{RC})	90 ns

Features

- 256K x 16-bit organization
- EDO Page Mode for a sustained data rate of 53 MHz (-50ns)
- $\overline{\text{RAS}}$ access time: 50 ns
- Dual $\overline{\text{CAS}}$ Inputs
- Low power dissipation
- Read-Modify-Write, $\overline{\text{RAS}}$ -Only Refresh, $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh
- Self Refresh
- Refresh Interval: 512 cycles/8 ms
- Available in 40-pin 400 mil SOJ and 40/44L-pin 400 mil TSOP-II packages
- Single +5V \pm 10% Power Supply
- TTL Interface

Description



The V53C16258SH is a high speed 262,144 x 16 bit high performance CMOS dynamic random access memory. The V53C16258SH offers a combination of unique features including: EDO Page Mode operation for higher sustained bandwidth with Page Mode cycle times as short as 19ns. All inputs are TTL compatible. Input and output capacitance is significantly lowered to increase performance and minimize loading. These features make the V53C16258SH ideally suited for a wide variety of high performance computer systems and peripheral applications.

Device Usage Chart


Operating Temperature Range	Package Outline		Access Time (ns)	Power	Temperature Mark
	K	T	50	Std.	
0°C to 70°C	•	•	•	•	Blank

Part Name	Self Refresh	Supply Voltage	Package	Speed
V53C16258SHK50	Standard Self Refresh (8ms)	5V	SOJ	50
V53C16258SHT50	Standard Self Refresh (8ms)	5V	TSOP	50

**40-Pin SOJ
PIN CONFIGURATION
Top View**



**40/44 Pin Plastic TSOP-II
PIN CONFIGURATION
Top View**



Pin Names

A ₀ -A ₈	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe/Upper Byte Control
LCAS	Column Address Strobe/Lower Byte Control
WE	Write Enable
OE	Output Enable
I/O ₁ -I/O ₁₆	Data Input, Output
V _{CC}	+5V Supply
V _{SS}	0V Supply
NC	No Connect

Absolute Maximum Ratings*

Ambient Temperature
 Under Bias -10°C to +80°C
 Storage Temperature (plastic) -55°C to +125°C
 Voltage Relative to V_{SS} -1.0 V to +7.0 V
 Data Output Current 50 mA
 Power Dissipation 1.0 W

***Note:** Operation above Absolute Maximum Ratings can adversely affect device reliability.


Capacitance*

T_A = 25°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V

Symbol	Parameter	Typ.	Max.	Unit
C _{IN1}	Address Input	3	4	pF
C _{IN2}	RAS, CAS, WE, OE	4	5	pF
C _{OUT}	Data Input/Output	5	7	pF

*** Note:** Capacitance is sampled and not 100% tested

Block Diagram



DC and Operating Characteristics (1-2)

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, unless otherwise specified.

Symbol	Parameter	V53C16258SH			Unit	Test Conditions	Notes
		Min.	Typ.	Max.			
I_{LI}	Input Leakage Current (any input pin)	-10		10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	
I_{LO}	Output Leakage Current (for High-Z State)	-10		10	μA	$V_{SS} \leq V_{OUT} \leq V_{CC}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH}	
I_{CC1}	V_{CC} Supply Current, Operating			160	mA	$t_{RC} = t_{RC}(\text{min.})$	1, 2
I_{CC2}	V_{CC} Supply Current, TTL Standby			2	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH} other inputs $\geq V_{SS}$	
I_{CC3}	V_{CC} Supply Current, $\overline{\text{RAS}}$ -Only Refresh			160	mA	$t_{RC} = t_{RC}(\text{min.})$	2
I_{CC4}	V_{CC} Supply Current, EDO Page Mode Operation			150	mA	Minimum Cycle	1, 2
I_{CC5}	V_{CC} Supply Current, Standby, Output Enabled other inputs $\geq V_{SS}$			2	mA	$\overline{\text{RAS}} = V_{IH}, \overline{\text{CAS}} = V_{IL}$	1
I_{CC6}	V_{CC} Supply Current, CMOS Standby			1	mA	$\overline{\text{RAS}} \geq V_{CC} - 0.2\text{ V},$ $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V},$ All other inputs $\geq V_{SS}$	
I_{CC7}	Self Refresh Current			400	μA	CBR Cycle with $t_{RAS} \geq t_{RASS}(\text{Min.})$ and $\overline{\text{CAS}} = V_{IL}$	
V_{CC}	Supply Voltage	4.5	5.0	5.5	V		
V_{IL}	Input Low Voltage	-1		0.8	V		3
V_{IH}	Input High Voltage	2.4		$V_{CC} + 1$	V		3
V_{OL}	Output Low Voltage			0.4	V	$I_{OL} = 2\text{ mA}$	
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -2\text{ mA}$	

AC Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{V}$ unless otherwise noted

AC Test conditions, input pulse levels 0 to 3V

#	Symbol	Parameter	50		Unit	Notes
			Min.	Max.		
1	t_{RAS}	RAS Pulse Width	50	75K	ns	
2	t_{RC}	Read or Write Cycle Time	90		ns	
3	t_{RP}	RAS Precharge Time	30		ns	
4	t_{CSH}	CAS Hold Time	50		ns	
5	t_{CAS}	CAS Pulse Width	9		ns	
6	t_{RCD}	RAS to CAS Delay	19	36	ns	
7	t_{RCS}	Read Command Setup Time	0		ns	4
8	t_{ASR}	Row Address Setup Time	0		ns	
9	t_{RAH}	Row Address Hold Time	9		ns	
10	t_{ASC}	Column Address Setup Time	0		ns	
11	t_{CAH}	Column Address Hold Time	7		ns	
12	$t_{RSH (R)}$	RAS Hold Time (Read Cycle)	10		ns	
13	t_{CRP}	CAS to RAS Precharge Time	5		ns	
14	t_{RCH}	Read Command Hold Time Referenced to CAS	0		ns	5
15	t_{RRH}	Read Command Hold Time Referenced to RAS	0		ns	5
16	t_{ROH}	RAS Hold Time Referenced to OE	10		ns	
17	t_{OAC}	Access Time from OE		14	ns	12
18	t_{CAC}	Access Time from CAS		14	ns	6, 7, 14
19	t_{RAC}	Access Time from RAS		50	ns	6, 8, 9
20	t_{CAA}	Access Time from Column Address		24	ns	6, 7, 10
21	t_{LZ}	OE or CAS to Low-Z Output	0		ns	16
22	t_{HZ}	OE or CAS to High-Z Output	0	8	ns	16
23	t_{AR}	Column Address Hold Time from RAS	40		ns	
24	t_{RAD}	RAS to Column Address Delay Time	14	26	ns	11
25	$t_{RSH (W)}$	RAS or CAS Hold Time in Write Cycle	10		ns	
26	t_{CWL}	Write Command to CAS Lead Time	14		ns	
27	t_{WCS}	Write Command Setup Time	0		ns	12, 13
28	t_{WCH}	Write Command Hold Time	7		ns	
29	t_{WP}	Write Pulse Width	7		ns	

AC Characteristics (Cont'd)

#	Symbol	Parameter	50		Unit	Notes
			Min.	Max.		
30	t_{WCR}	Write Command Hold Time from \overline{RAS}	40		ns	
31	t_{RWL}	Write Command to \overline{RAS} Lead Time	14		ns	
32	t_{DS}	Data in Setup Time	0		ns	14
33	t_{DH}	Data in Hold Time	7		ns	14
34	t_{WOH}	Write to \overline{OE} Hold Time	8		ns	14
35	t_{OED}	\overline{OE} to Data Delay Time	8		ns	14
36	t_{RWC}	Read-Modify-Write Cycle Time	130		ns	
37	t_{RRW}	Read-Modify-Write Cycle \overline{RAS} Pulse Width	87		ns	
38	t_{CWD}	\overline{CAS} to \overline{WE} Delay	34		ns	12
39	t_{RWD}	\overline{RAS} to \overline{WE} Delay in Read-Modify-Write Cycle	68		ns	12
40	t_{CRW}	\overline{CAS} Pulse Width (RMW)	52		ns	
41	t_{AWD}	Col. Address to \overline{WE} Delay	42		ns	12
42	t_{PC}	EDO Fast Page Mode Read or Write Cycle Time	19		ns	
43	t_{CP}	\overline{CAS} Precharge Time	7		ns	
44	t_{CAR}	Column Address to \overline{RAS} Setup Time	24		ns	
45	t_{CAP}	Access Time from Column Precharge		27	ns	7
46	t_{DHR}	Data in Hold Time Referenced to \overline{RAS}	40		ns	
47	t_{CSR}	\overline{CAS} Setup Time \overline{CAS} -before- \overline{RAS} Refresh	10		ns	
48	t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0		ns	
49	t_{CHR}	\overline{CAS} Hold Time \overline{CAS} -before- \overline{RAS} Refresh	12		ns	
50	t_{PCM}	EDO Page Mode Read-Modify-Write Cycle Time	70		ns	
51	t_{COH}	Output Hold After CAS Low	5		ns	
52	t_{OES}	\overline{OE} Low to \overline{CAS} High Setup Time	5		ns	
53	t_{OEH}	\overline{OE} Hold Time from \overline{WE} during Read-Modify Write Cycle	10		ns	
54	t_{OEP}	\overline{OE} High Pulse Width	10		ns	
55	t_T	Transition Time (Rise and Fall)	1.5	50	ns	15
56	t_{REF}	Refresh Interval (512 Cycles)		8	ms	17

AC Characteristics (Cont'd)

#	Symbol	Parameter	50		Unit	Notes
			Min.	Max.		
Self Refresh						
57	t _{RASS}	$\overline{\text{RAS}}$ Pulse Width During Self Refresh	100		μs	18
58	t _{RPS}	$\overline{\text{RAS}}$ Precharge Time During Self Refresh	100		ns	18
59	t _{CHS}	$\overline{\text{CAS}}$ Hold Time Width During Self Refresh	100		ns	18
60	t _{CHD}	$\overline{\text{CAS}}$ Low Time During Self Refresh	100		μs	18

Notes:

1. I_{CC} is dependent on output loading when the device output is selected. Specified I_{CC} (max.) is measured with the output open.
2. I_{CC} is dependent upon the number of address transitions. Specified I_{CC} (max.) is measured with a maximum of two transitions per address cycle in EDO Page Mode.
3. Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) ≥ V_{SS} and V_{IH} (max.) ≤ V_{CC}.
4. t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) limits insures that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{RCD} is greater than the specified t_{RCD} (max.), the access time is controlled by t_{CAA} and t_{CAC}.
5. Either t_{RRH} or t_{RCH} must be satisfied for a Read Cycle to occur.
6. Measured with a load equivalent to one TTL input and 50 pF.
7. Access time is determined by the longest of t_{CAA}, t_{CAC} and t_{CAP}.
8. Assumes that t_{RAD} ≤ t_{RAD} (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
9. Assumes that t_{RCD} ≤ t_{RCD} (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
10. Assumes that t_{RAD} ≥ t_{RAD} (max.).
11. Operation within the t_{RAD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC}.
12. t_{WCS}, t_{RWD}, t_{AWD} and t_{CWD} are not restrictive operating parameters.
13. t_{WCS} (min.) must be satisfied in an Early Write Cycle.
14. t_{DS} and t_{DH} are referenced to the latter occurrence of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$.
15. t_T is measured between V_{IH} (min.) and V_{IL} (max.). AC-measurements assume t_T = 3 ns.
16. Assumes a three-state test load (5 pF and a 500 Ohm Thevenin equivalent).
17. An initial 200 μs pause and 8 $\overline{\text{RAS}}$ -containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
18. One CBR refresh or complete set of row refresh cycles must be completed upon existing Self Refresh Mode.


Truth Table

Function	RAS	LCAS	UCAS	WE	OE	ADDRESS	I/O	Notes
Standby	H	H	H	X	X	X	High-Z	
Read: Word	L	L	L	H	L	ROW/COL	Data Out	
Read: Lower Byte	L	L	H	H	L	ROW/COL	Lower Byte, Data-Out Upper Byte, High-Z	
Read: Upper Byte	L	H	L	H	L	ROW/COL	Lower Byte, High-Z Upper Byte, Data-Out	
Write: Word (Early-Write)	L	L	L	L	X	ROW/COL	Data-In	
Write: Lower Byte (Early)	L	L	H	L	X	ROW/COL	Lower Byte, Data-In Upper Byte, High-Z	
Read: Upper Byte (Early)	L	H	L	L	X	ROW/COL	Lower Byte, High-Z Upper Byte, Data-In	
Read-Write	L	L	L	H→L	L→H	ROW/COL	Data-Out, Data-In	1, 2
EDO Page-Mode Read	L	H→L	H→L	H	L	COL	Data-Out	2
EDO Page-Mode Write	L	H→L	H→L	L	X	COL	Data-In	2
EDO Page-Mode Read-Write	L	H→L	H→L	H→L	L→H	COL	Data-Out, Data-In	1, 2
Hidden Refresh Read	L→H→L	L	L	H	L	ROW/COL	Data-Out	2
RAS-Only Refresh	L	H	H	X	X	ROW	High-Z	
CBR Refresh	H→L	L	L	X	X	X	High-Z	3
Self Refresh	H→L	L	L	X	X	X	High-Z	


Notes:

1. Byte Write cycles \overline{LCAS} or \overline{UCAS} active.
2. Byte Read cycles \overline{LCAS} or \overline{UCAS} active.
3. Only one of the two \overline{CAS} must be active (\overline{LCAS} or \overline{UCAS}).

Waveforms of Read Cycle




Waveforms of Early Write Cycle




Don't Care Undefined

Waveforms of \overline{OE} -Controlled Write Cycle



16258H-07


Waveforms of Read-Modify-Write Cycle




16258H-08

Don't Care Undefined

Waveforms of EDO Page Mode Read Cycle




Waveforms of EDO Page Mode Write Cycle




Don't Care
 Undefined

Waveforms of EDO Page Mode Read-Write Cycle



16258H-11

Waveforms of RAS-Only Refresh Cycle




16258H-12

NOTE: \overline{WE} , \overline{OE} = Don't care




Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Counter Test Cycle



16258H-13

Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle




16258H-14

NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$, A_0 - A_8 = Don't care


Don't Care Undefined

Waveforms of Hidden Refresh Cycle (Read)



16258H-15

Waveforms of Hidden Refresh Cycle (Write)



16258H-16

Don't Care Undefined

Functional Description

The V53C16258SH is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C16258SH reads and writes data by multiplexing an 18-bit address into a 9-bit row and a 9-bit column address. The row address is latched by the Row Address Strobe ($\overline{\text{RAS}}$). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe ($\overline{\text{CAS}}$). Because access time is primarily dependent on a valid column address rather than the precise time that the $\overline{\text{CAS}}$ edge occurs, the delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing $\overline{\text{RAS}}$ low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time $t_{\text{RP}}/t_{\text{CP}}$ has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable ($\overline{\text{WE}}$) signal High during a $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation. The column address must be held for a minimum specified by t_{AR} . Data Out becomes valid only when t_{OAC} , t_{RAC} , t_{CAA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by t_{CAA} when t_{RAC} , t_{CAC} and t_{OAC} are all satisfied.

Write Cycle

A Write Cycle is performed by taking $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ low during a $\overline{\text{RAS}}$ operation. The column address is latched by $\overline{\text{CAS}}$. The Write Cycle can be $\overline{\text{WE}}$ controlled or $\overline{\text{CAS}}$ controlled depending on whether $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ falls later. Consequently, the input data must be valid at or before the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. In the $\overline{\text{CAS}}$ -controlled Write Cycle, when the leading edge of $\overline{\text{WE}}$ occurs prior to the $\overline{\text{CAS}}$ low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ will maintain the output in the High-Z state.

In the $\overline{\text{WE}}$ controlled Write Cycle, $\overline{\text{OE}}$ must be in the high state and t_{OED} must be satisfied.

Extended Data Output Page Mode

EDO Page operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining $\overline{\text{RAS}}$ low while performing successive $\overline{\text{CAS}}$ cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while $\overline{\text{CAS}}$ is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of $\overline{\text{CAS}}$, eliminating t_{ASC} and t_{T} from the critical timing path. $\overline{\text{CAS}}$ latches the address into the column address buffer. During EDO operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Hyper Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of $\overline{\text{CAS}}$, the access time is referenced to the $\overline{\text{CAS}}$ rising edge and is specified by t_{CAP} . If the column address is valid after the rising $\overline{\text{CAS}}$ edge, access is timed from the occurrence of a valid address and is specified by t_{CAA} . In both cases, the falling edge of $\overline{\text{CAS}}$ latches the address and enables the output.

EDO provides a sustained data rate of 83 MHz for applications that require high bandwidth such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

$$\text{Data Rate} = \frac{512}{t_{\text{RC}} + 511 \times t_{\text{PC}}}$$

Self Refresh

Self Refresh mode provides internal refresh control signals to the DRAM during extended periods of inactivity. Device operation in this mode provides additional power savings and design ease by elimination of external refresh control signals. Self Refresh mode is initiated with a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) Refresh cycle, holding both $\overline{\text{RAS}}$ low (t_{RASS}) and $\overline{\text{CAS}}$ low (t_{CHD}) for a specified period. Both of these parameters are specified with minimum values to guarantee entry into Self Refresh operation. Once the device has been placed in to Self Refresh mode the $\overline{\text{CAS}}$ clock is no longer required to maintain Self Refresh operation.

The Self Refresh mode is terminated by returning the $\overline{\text{RAS}}$ clock to a high level for a specified (t_{RPS}) minimum time. After termination of the Self Refresh cycle normal accesses to the device may be initiated immediately, providing that subsequent refresh cycles utilize the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) mode of operation.

Data Output Operation

The V53C16258SH Input/Output is controlled by $\overline{\text{OE}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and $\overline{\text{RAS}}$. A $\overline{\text{RAS}}$ low transition enables the transfer of data to and from the selected row address in the Memory Array. A $\overline{\text{RAS}}$ high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a $\overline{\text{RAS}}$ low transition, a $\overline{\text{CAS}}$ low transition or $\overline{\text{CAS}}$ low level enables the internal I/O path. A $\overline{\text{CAS}}$ high transition or a $\overline{\text{CAS}}$ high level disables the I/O path and the output driver if it is enabled. A $\overline{\text{CAS}}$ low transition while $\overline{\text{RAS}}$ is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding $\overline{\text{OE}}$ high. The $\overline{\text{OE}}$ signal has no effect on any data stored in the output latches. A $\overline{\text{WE}}$ low level can also disable the output drivers when $\overline{\text{CAS}}$ is low. During a Write cycle, if $\overline{\text{WE}}$ goes low at a time in relationship to $\overline{\text{CAS}}$ that would normally cause the outputs to be active, it is necessary to use $\overline{\text{OE}}$ to disable the output drivers prior to the $\overline{\text{WE}}$ low transition to allow Data In Setup Time (t_{DS}) to be satisfied.

Power-On

After application of the V_{CC} supply, an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).


During Power-On, the V_{CC} current requirement of the V53C16258SH is dependent on the input levels of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. If $\overline{\text{RAS}}$ is low during Power-On, the device will go into an active cycle and I_{CC} will exhibit current transients. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} or be held at a valid V_{IH} during Power-On to avoid current surges.

Table 1. V53C16258SH Data Output Operation for Various Cycle Types


Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
$\overline{\text{CAS}}$ -Controlled Write Cycle (Early Write)	High-Z
$\overline{\text{WE}}$ -Controlled Write Cycle (Late Write)	$\overline{\text{OE}}$ Controlled. High $\overline{\text{OE}} = \text{High-Z I/Os}$
Read-Modify-Write Cycles	Data from Addressed Memory Cell
EDO Read Cycle	Data from Addressed Memory Cell
EDO Write Cycle (Early Write)	High-Z
EDO Read-Modify-Write Cycle	Data from Addressed Memory Cell
$\overline{\text{RAS}}$ -only Refresh	High-Z
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle	Data remains as in previous cycle
$\overline{\text{CAS}}$ -only Cycles	High-Z

Package Outlines

40-Pin Plastic SOJ



40/44L-Pin TSOP-II



Notes

U.S.A.

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

HONG KONG

19 DAI FU STREET
TAIPO INDUSTRIAL ESTATE
TAIPO, NT, HONG KONG
PHONE: 852-2665-4883
FAX: 852-2664-7535

TAIWAN

7F, NO. 102
MIN-CHUAN E. ROAD, SEC. 3
TAIPEI
PHONE: 886-2-2545-1213
FAX: 886-2-2545-1209

1 CREATION ROAD I
SCIENCE BASED IND. PARK
HSIN CHU, TAIWAN, R.O.C.
PHONE: 886-3-578-3344
FAX: 886-3-579-2838

JAPAN

WBG MARINE WEST 25F
6, NAKASE 2-CHOME
MIHAMA-KU, CHIBA-SHI
CHIBA 261-71
PHONE: 81-43-299-6000
FAX: 81-43-299-6555

IRELAND & UK

BLOCK A UNIT 2
BROOMFIELD BUSINESS PARK
MALAHIDE
CO. DUBLIN, IRELAND
PHONE: +353 1 8038020
FAX: +353 1 8038049

**GERMANY
(CONTINENTAL
EUROPE & ISRAEL)**

71083 HERRENBERG
BENZSTR. 32
GERMANY
PHONE: +49 7032 2796-0
FAX: +49 7032 2796 22

U.S. SALES OFFICES**NORTHWESTERN**

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

NORTHEASTERN

SUITE 436
20 TRAFALGAR SQUARE
NASHUA, NH 03063
PHONE: 603-889-4393
FAX: 603-889-9347

SOUTHWESTERN

SUITE 200
5150 E. PACIFIC COAST HWY.
LONG BEACH, CA 90804
PHONE: 562-498-3314
FAX: 562-597-2174

CENTRAL & SOUTHEASTERN

604 FIELDWOOD CIRCLE
RICHARDSON, TX 75081
PHONE: 972-690-1402
FAX: 972-690-0341

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.