## V62C2161024L(L) <br> Ultra Low Power $64 \mathrm{~K} \times 16$ CMOS SRAM

## Features

- Ultra Low-power consumption
- Active: 35mA $\mathrm{I}_{\mathrm{CC}}$ at 55ns
- Stand-by: $5 \mu \mathrm{~A}$ (CMOS input/output)
$1 \mu \mathrm{~A}$ (CMOS input/output, L version)
- 55/70/85/100 ns access time
- Equal access and cycle time
- Single +2.2V to 2.7V Power Supply
- Tri-state output
- Automatic power-down when deselected
- Multiple center power and ground pins for improved noise immunity
- Individual byte controls for both Read and Write cycles
- Available in 44 pin TSOP (II) Package


## Logic Block Diagram



## Functional Description

The V62C2161024L is a Low Power CMOS Static RAM organized as 65,536 words by 16 bits. Easy memory expansion is provided by an active LOW ( $\overline{\mathrm{CE}}$ ) and ( $\overline{\mathrm{OE}})$ pin.

This device has an automatic power-down mode feature when deselected. Separate Byte Enable controls (BLE and BHE) allow individual bytes to be accessed. BLE controls the lower bits I/O1 - I/O8. $\overline{\mathrm{BHE}}$ controls the upper bits I/O9-I/O16.

Writing to these devices is performed by taking Chip Enable (CE) with Write Enable (WE) and Byte Enable (BLE/BHE) LOW.

Reading from the device is performed by taking Chip Enable (CE) with Output Enable (OE) and Byte Enable (BLE/BHE) LOW while Write Enable (WE) is held HIGH.

TSOP(II)


Absolute Maximum Ratings *

| Parameter | Symbol | Minimum | Maximum | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Voltage on Any Pin Relative to Gnd | Vt | -0.5 | +4.6 | V |
| Power Dissipation | PT | - | 1.0 | W |
| Storage Temperature (Plastic) | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Temperature Under Bias | Tbias | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

* Note: Stresses greater than those listed above Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and function operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect reliability.


## Truth Table

| CE | $\mathbf{0 E}$ | WE | BLE | BHE | I/O1-I/O8 | I/O9-I/O16 | Power | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| H | X | X | X | X | High-Z | High-Z | Standby | Standby |
| L | L | H | L | H | Data Out | High-Z | Active | Low Byte Read |
| L | L | H | H | L | High-Z | Data Out | Active | High Byte Read |
| L | L | H | L | L | Data Out | Data Out | Active | Word Read |
| L | X | L | L | L | Data In | Data In | Active | Word Write |
| L | X | L | L | H | Data In | High-Z | Active | Low Byte Write |
| L | X | L | H | L | High-Z | Data In | Active | High Byte Write |
| L | H | H | X | X | High-Z | High-Z | Active | Output Disable |
| L | X | X | H | H | High-Z | High-Z | Active | Output Disable |

* Key: X = Don't Care, L = Low, H = High

Recommended Operating Conditions $\left(\mathrm{T}_{\mathrm{A}}=0^{0} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $\left.85^{\circ} \mathrm{C}^{* *}\right)$

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | 2.5 | 2.7 | V |
|  | Gnd | 0.0 | 0.0 | 0.0 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{HH}}$ | 2.0 | - | $\mathrm{V}_{\mathrm{CC}}+0.2$ | V |
|  | $\mathrm{~V}_{\mathrm{IL}}$ | $-0.5^{*}$ | - | 0.6 | V |

[^0]DC Operating Characteristics $\left(\mathrm{V}_{\mathrm{cc}}=2.2\right.$ to $2.7 \mathrm{~V}, \mathrm{Gnd}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $\left.85^{\circ} \mathrm{C}\right)$

| Parameter | Sym | Test Conditions |  | -55 |  | -70 |  | -85 |  | -100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Input Leakage Current | $\mathrm{II}_{\mathrm{LI}}$ | $\begin{aligned} & V_{c c}=\text { Max, } \\ & V_{\text {in }}=G n d \text { to } V_{c c} \end{aligned}$ |  | - | 1 | - | 1 | - | 1 | - | 1 | $\mu \mathrm{A}$ |
| Output Leakage Current | $\mathrm{II}_{\mathrm{LO}}$ | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{I H} \text { or } \mathrm{V}_{\mathrm{CC}}= \\ & \mathrm{V}_{\mathrm{OUT}}=G \text { nd to } \mathrm{V} \end{aligned}$ |  | - | 1 | - | 1 | - | 1 | - | 1 | $\mu \mathrm{A}$ |
| Operating Power Supply Current | $\mathrm{I}_{\mathrm{CC}}$ | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IN}}= \\ & \mathrm{I}_{\mathrm{OUT}}=0 \end{aligned}$ |  | - | 3 | - | 3 | - | 3 | - | 3 | mA |
| Average Operating Current | $\mathrm{I}_{\text {CC1 }}$ | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA},$ <br> Min Cycle, 100\% |  | - | 35 | - | 30 | - | 25 | - | 25 | mA |
|  | $\mathrm{I}_{\text {CC2 }}$ | $\begin{aligned} & \overline{\mathrm{CE}} \leq 0.2 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \text { Cycle Time }=1 \mu \mathrm{~s}, \end{aligned}$ |  | - | 3 | - | 3 | - | 3 | - | 3 | mA |
| Standby Power Supply Current (TTL Level) | $\mathrm{I}_{\text {SB }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | - | 0.5 | - | 0.5 | - | 0.5 | - | 0.5 | mA |
| Standby Power Supply Current (CMOS Level) | $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V} \end{aligned}$ | L | - | 5 | - | 5 | - | 5 | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | LL | - | 1 | - | 1 | - | 1 | - | 1 | $\mu \mathrm{A}$ |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=-2 \mathrm{~mA}$ |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | V |

Capacitance ( $\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter* | Symbol | Test Condition | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ | 7 | pF |
| $1 / 0$ Capacitance | $\mathrm{C}_{10}$ | $\mathrm{~V}_{\text {in }}=\mathrm{V}_{\text {out }}=0 \mathrm{~V}$ | 8 | pF |

* This parameter is guaranteed by device characterization and is not production tested.


## AC Test Conditions

Input Pulse Level
Input Rise and Fall Time Input and Output Timing Reference Level

Output Load Condition 55ns/70ns/85ns Load for 100ns
0.6 V to 2.0 V

5 ns
1.2 V
$C_{L}=30 \mathrm{pf}+1$ TTL Load
$C_{L}=100 p f+1$ TTL Load


Figure A. * Including Scope and Jig Capacitance

Read Cycle ${ }^{(9)}\left(\mathrm{V}_{\mathrm{cc}}=2.2 \mathrm{~V}\right.$ to $2.7 \mathrm{~V}, \mathrm{Gnd}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Sym | -55 |  | -70 |  | -85 |  | -100 |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Read Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | 55 | - | 70 | - | 85 | - | 100 | - | ns |  |
| Address Access Time | $\mathrm{t}_{\mathrm{AA}}$ | - | 55 | - | 70 | - | 85 | - | 100 | ns |  |
| Chip Enable Access Time | $\mathrm{t}_{\text {ACE }}$ | - | 55 | - | 70 | - | 85 | - | 100 | ns |  |
| Output Enable Access Time | $\mathrm{t}_{\mathrm{OE}}$ | - | 35 | - | 40 | - | 40 | - | 50 | ns |  |
| Output Hold from Address Change | $\mathrm{t}_{\mathrm{OH}}$ | 10 | - | 10 | - | 10 | - | 10 | - | ns |  |
| Chip Enable to Output in Low-Z | $\mathrm{t}_{\text {LZ }}$ | 10 | - | 10 | - | 10 | - | 10 | - | ns | 4,5 |
| Chip Disable to Output in High-Z | $\mathrm{t}_{\mathrm{Hz}}$ | - | 25 | - | 30 | - | 35 | - | 40 | ns | 3,4,5 |
| Output Enable to Output in Low-Z | $\mathrm{t}_{\text {OLZ }}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |  |
| Output Disable to Output in High-Z | $\mathrm{t}_{\mathrm{OHz}}$ | - | 25 | - | 25 | - | 30 | - | 35 | ns |  |
| $\overline{\text { BLE, }}$ BHE Enable to Output in Low-Z | $\mathrm{t}_{\text {BLZ }}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns | 4,5 |
| $\overline{\text { BLE, }}$ BHE Disable to Output in High-Z | $\mathrm{t}_{\mathrm{BHZ}}$ | - | 25 | - | 25 | - | 30 | - | 35 | ns | 3,4,5 |
| $\overline{\text { BLE, }}$ BHE Access Time | $\mathrm{t}_{\text {BA }}$ | - | 35 | - | 40 | - | 40 | - | 50 | ns |  |

Write Cycle ${ }^{(11)}\left(\mathrm{V}_{\mathrm{cc}}=2.2 \mathrm{~V}\right.$ to 2.7 V , Gnd $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | -55 |  | -70 |  | -85 |  | -100 |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Write Cycle Time | $\mathrm{t}_{\text {wc }}$ | 55 | - | 70 | - | 85 | - | 100 | - | ns |  |
| Chip Enable to Write End | $\mathrm{t}_{\mathrm{cw}}$ | 50 | - | 60 | - | 70 | - | 80 | - | ns |  |
| Address Setup to Write End | $\mathrm{t}_{\mathrm{AW}}$ | 50 | - | 60 | - | 70 | - | 80 | - | ns |  |
| Address Setup Time | $\mathrm{t}_{\text {AS }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |  |
| Write Pulse Width | twp | 45 | - | 50 | - | 60 | - | 70 | - | ns |  |
| Write Recovery Time | $\mathrm{t}_{\text {WR }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |  |
| Data Valid to Write End | $\mathrm{t}_{\text {DW }}$ | 25 | - | 30 | - | 35 | - | 40 | - | ns |  |
| Data Hold Time | $\mathrm{t}_{\mathrm{DH}}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |  |
| Write Enable to Output in High-Z | $\mathrm{t}_{\text {WHZ }}$ | - | 25 | - | 30 | - | 35 | - | 40 | ns |  |
| Output Active from Write End | tow | 5 | - | 5 | - | 5 | - | 5 | - | ns |  |
| $\overline{\text { BLE, }}$ BHE Setup to Write End | $\mathrm{t}_{\text {BW }}$ | 50 | - | 60 | - | 70 | - | 80 | - | ns |  |

## Timing Waveform of Read Cycle 1 (Address Controlled)



## Timing Waveform of Read Cycle 2



## Notes (Read Cycle)

1. WE are high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. $\mathrm{t}_{\mathrm{HZ}}$ and $\mathrm{t}_{\mathrm{OHZ}}$ are defined as the time at which the outputs achieve the open circuit condition referenced to $\mathrm{V}_{\mathrm{OH}}$ or $\mathrm{V}_{\mathrm{OL}}$ levels.
4. At any given temperature and voltage condition $t_{\mathrm{HZ}}$ (max.) is less than $\mathrm{t}_{\mathrm{LZ}}(\mathrm{min}$.) both for a given device and from device to device.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with load. This parameter is sampled and not $100 \%$ tested.
6. Device is continuously selected with $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
7. Address valid prior to coincident with $\overline{\mathrm{CE}}$ transition Low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
9. For test conditions, see AC Test Condition, Figure A.

Timing Waveform of Write Cycle 1 (Address Controlled)


Timing Waveform of Write Cycle 2 (CE Controlled)


Timing Waveform of Write Cycle 3 ( $\overline{\mathrm{BLE}} / \overline{\mathrm{BHE}}$ Controlled)


## Notes (Write Cycle)

1. All write timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$. A write begins at the latest transition among $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ going low: A write ends at the earliest transition among $\overline{\mathrm{CE}}$ going high and $\overline{\mathrm{WE}}$ going high. $\mathrm{t}_{\mathrm{wP}}$ is measured from the beginning of write to the end of write.
3. $t_{\mathrm{cw}}$ is measured from the later of $\overline{\mathrm{CE}}$ going low to end of write.
4. $t_{\mathrm{AS}}$ is measured from the address valid to the beginning of write.
5. $t_{\mathrm{wR}}$ is measured from the end of write to the address change.
6. If $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ are in the Read Mode during this period, the I/O pins are in the output Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If $\overline{\mathrm{CE}}$ goes low simultaneously with $\overline{\mathrm{WE}}$ going low or after $\overline{\mathrm{WE}}$ going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When $\overline{\mathrm{CE}}$ is low: I/O pins are in the outputs state. The input signals in the opposite phase leading to the output should not be applied.
11. For test conditions, see $A C$ Test Condition, Figure A.

Data Retention Characteristics (L Version Only) ${ }^{(1)}$

| Parameter | Symbol | Test Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ for Data Retention | $V_{\text {DR }}$ | $\overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ | 1.0 |  | V |
| Data Retention Current | $\mathrm{I}_{\text {CCDR }}$ |  | - | 1 | $\mu \mathrm{A}$ |
| Chip Deselect to Data Retention Time | $\mathrm{t}_{\text {CDR }}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ | 0 | - | ns |
| Operation Recovery Time ${ }^{(2)}$ | $\mathrm{t}_{\mathrm{R}}$ |  | $\mathrm{t}_{\mathrm{RC}}$ | - | ns |

Data Retention Waveform (L Version Only) $\left(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$


## Notes (Write Cycle)

1. L-version includes this feature.
2. This Parameter is sampled and not $100 \%$ tested.
3. For test conditions, see AC Test Condition, Figure A.
4. This parameter is tested with $\mathrm{CL}=5 \mathrm{pF}$ as shown in Figure B. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
5. This parameter is guaranteed, but is not tested.
6. WE is High for read cycle.
7. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ are LOW for read cycle.
8. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
9. All read cycle timings are referenced from the last valid address to the first transtion address.
10. $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ must be HIGH during address transition.
11. All write cycle timings are referenced from the last valid address to the first transition address.

## Ordering Information

| Device Type* | Speed | Package |
| :--- | :---: | :---: |
| V62C2161024L-55T | 55 ns | 44-pin TSOP Type 2 |
| V62C2161024L-70T | 70 ns |  |
| V62C2161024L-85T | 85 ns |  |
| V62C2161024L-100T | 100 ns |  |
| V62C2161024LL-55T | 55 ns |  |
| V62C2161024LL-70T | 70 ns |  |
| V62C2161024LL-85T | 85 ns |  |
| V62C2161024LL-100T | 100 ns |  |

* For Industrial temperature tested devices, an " $I$ " designator will be added to the end of the device number.


## U.S.A.

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0952

TAIWAN
7F, NO. 102
MIN-CHUAN E. ROAD, SEC. 3
TAIPEI
PHONE: 886-2-2545-1213
FAX: 886-2-2545-1209

NO 19 LI HSIN ROAD
SCIENCE BASED IND. PARK
HSIN CHU, TAIWAN, R.O.C.
PHONE: 886-3-579-5888
FAX: 886-3-566-5888

## SINGAPORE

10 ANSON ROAD \#23-13
INTERNATIONAL PLAZA
SINGAPORE 079903
PHONE: 65-3231801
FAX: 65-3237013

JAPAN
ONZE 1852 BUILDING 6F 2-14-6 SHINTOMI, CHUO-KU
TOKYO 104-0041
PHONE: 03-3537-1400
FAX: 03-3537-1402

UK \& IRELAND
SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK
BELLSHILL, LANARKSHIRE,
SCOTLAND, ML4 3NQ
PHONE: 44-1698-748515
FAX: 44-1698-748516
GERMANY
(CONTINENTAL EUROPE \& ISRAEL)
BENZSTRASSE 32
71083 HERRENBERG
GERMANY
PHONE: +49 7032 2796-0 FAX: +49 7032279622

## U.S. SALES OFFICES

## NORTHWESTERN

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0952

## SOUTHWESTERN

302 N. EL CAMINO REAL \#200
SAN CLEMENTE, CA 92672
PHONE: 949-361-7873
FAX: 949-361-7807

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

CENTRAL, NORTHEASTERN \& SOUTHEASTERN 604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 214-826-6176 FAX: 214-828-9754

## 4/01

Printed in U.S.A

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide $100 \%$ product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.


[^0]:    $* \mathrm{~V}_{\mathrm{IL}} \min =-2.0 \mathrm{~V}$ for pulse width less than $\mathrm{t}_{\mathrm{RC}} / 2$.
    ** For Industrial Temperature

