MOSEL VITELIC

V62C2804096 512K X 8, CMOS STATIC RAM

Features


- High-speed: 70, 85 ns
- Ultra low standby current of 4µA (max.)
- Fully static operation
- All inputs and outputs directly compatible
- Three state outputs
- Ultra low data retention current (V_{CC} = 1.2V)
- Operating voltage: 2.3V-3.0V
- Packages

 - 32-Pin TSOP (Standard)36-Ball CSP BGA (8mm x 10mm)

Description

The V62C2804096 is a very low power CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW CE1, and active HIGH CE2, an active LOW OE, and three static I/O's. This device has an automatic power-down mode feature when deselected.

Functional Block Diagram



Device Usage Chart

Operating	Package	Package Outline		Access Time (ns)		wer	Tomporaturo	
Temperature Range	Т	В	70	85	L	LL	Temperature Mark	
0°C to 70°C	•	•	•	•	•	•	Blank	
-40°C to +85°C	•	•	•	•		•	I	

Pin Descriptions

A₀-A₁₈ Address Inputs

These 19 address inputs select one of the 512K x 8 bit segments in the RAM.

CE₁, CE₂* Chip Enable Inputs

CE₁ is active LOW and CE₂ is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when deselected.

OE Output Enable Input

The Output Enable input is active LOW. With chip enabled, when \overline{OE} is LOW and \overline{WE} HIGH, data of the selected memory location will be available on the I/O pins. When \overline{OE} is HIGH, the I/O pins will be in the high impedance state.

*CE₂ is available on BGA package only.

WE Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present at the I/O pins; when \overline{WE} is LOW and \overline{OE} is HIGH, the data present on the I/O pins will be written into the selected memory locations.


I/O₁-I/O₈ Data Input and Data Output Ports
These 8 bidirectional ports are used to read data
from and write data into the RAM.

V_{CC} Power Supply


GND Ground

Pin Configurations (Top View)

32-Pin TSOP (Standard)



36 BGA




	1	2	3	4	5	6
Α	A0	A1	CE2	А3	A6	A8
В	I/O5	A2	WE	A4	A7	I/O1
С	1/06	NB	NC	A5	NB	I/O2
D	VSS	NB	NB	NB	NB	vcc
Е	VCC	NB	NB	NB	NB	VSS
F	1/07	NB	A18	A17	NB	I/O3
G	I/O8	ŌĒ	CE1	A16	A15	I/O4
Н	A9	A10	A11	A12	A13	A14
	Noto: N	IC mos	ne no	conno	^t	

Note: NC means no connect.
NB means no ball.

TOP VIEW

Part Number Information



Absolute Maximum Ratings (1)

Symbol	Parameter	Commercial	Industrial	Units
V _{CC}	Supply Voltage	-0.5 to + V _{CC} + 0.5	-0.5 to + V _{CC} + 0.5	V
V _N	Input Voltage	-0.5 to + V _{CC} + 0.5	-0.5 to + V _{CC} + 0.5	V
V _{DQ}	Input/Output Voltage Applied	V _{CC} + 0.3	V _{CC} + 0.3	V
T _{BIAS}	Temperature Under Bias	-10 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C

NOTE:

Capacitance*

 $T_A = 25$ °C, f = 1.0MHz

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{OUT}	Output Capacitance	$V_{I/O} = 0V$	8	pF

NOTE:

1. This parameter is guaranteed and not tested.

Truth Table

Mode	CE ₁	CE ₂	OE	WE	I/O Operation
Standby	Η	Х	Х	Х	High Z
Standby	Х	L	Х	Х	High Z
Output Disable	L	Н	Н	Н	High Z
Read	L	Н	L	Н	D _{OUT}
Write	L	Н	Х	L	D _{IN}

NOTE:

X = Don't Care, L = LOW, H = HIGH

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

MOSEL VITELIC

V62C2804096

DC Electrical Characteristics (over all temperature ranges, $V_{CC} = 2.3V-3.0V$)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V _{IL}	Input LOW Voltage ^(1,2)		-0.5	_	0.4	V
V _{IH}	Input HIGH Voltage ⁽¹⁾		2.0	_	V _{CC} +0.3	V
I _{IL}	Input Leakage Current	$V_{CC} = Max$, $V_{IN} = 0V$ to V_{CC}	_	_	1	μA
I _{OL}	Output Leakage Current	$V_{CC} = Max$, $\overline{CE}_1 = V_{IH}$, $V_{OUT} = 0V$ to V_{CC}	_	_	1	μA
V _{OL}	Output LOW Voltage	V _{CC} = Min, I _{OL} = 2mA	_	_	0.4	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min, I _{OH} = -0.5mA	V _{CC} -0.4	_	_	V

Symbol	Parameter	Comm.(3)	Ind. ⁽³⁾	Units	
I _{CC1}	Average Operating Current, $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{CC} - 0.2$, Output Open,	f = fmax	35	40	mA
	V _{CC} = Max.	f = 1 MHz	4	5	
I _{SB}	TTL Standby Current		0.5	1	mA
	\overline{CE}_1 Š V _{IH} , CE_2 ð V _{IL} , V _{CC} = Max., f = 0	LL	0.3	1	
I _{SB1}	CMOS Standby Current, $\overline{\text{CE}}_1$ Š V _{CC} – 0.2V, CE ₂ ð 0.2V,	L	10	15	μA
	$V_{IN} \stackrel{\circ}{S} V_{CC} - 0.2 V \text{ or } V_{IN} \stackrel{\circ}{O} 0.2 V, V_{CC} = Max., f = 0$	LL	5	7	


NOTES:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. V_{IL} (Min.) = -3.0V for pulse width < $t_{RC}/2$.
- Maximum value.

AC Test Conditions

Input Pulse Levels	0 to 2.0V
Input Rise and Fall Times	5 ns
Timing Reference Levels	1.1V
Output Load	see below

AC Test Loads and Waveforms



 $C_L = 30pF + 1TTL Load$

^{*} Includes scope and jig capacitance


Data Retention Characteristics

Symbol	Parameter		Power	Min.	Typ. ⁽²⁾	Max.	Units
V_{DR}	$\label{eq:continuous} \begin{array}{l} V_{CC} \text{ for Data Retention} \\ \overline{CE}_1 \geq V_{CC} - 0.2 \text{V, CE}_2 < 0.2 \text{V, V}_{IN} \geq \text{V}_{CC} - 0.2 \text{V,} \\ \text{or V}_{IN} \leq 0.2 \text{V} \end{array}$			1.2		3.0	V
I _{CCDR}	$\begin{array}{c} \textbf{Data Retention Current} \\ \hline \textbf{CE}_1 \geq \textbf{V}_{DR} - 0.2 \textbf{V}, \textbf{CE}_2 < 0.2 \textbf{V}, \textbf{V}_{IN} \geq \textbf{V}_{CC} - 0.2 \textbf{V}, \\ \textbf{or } \textbf{V}_{IN} \leq 0.2 \textbf{V}, \textbf{V}_{DR} = 1.2 \textbf{V} \end{array}$	Com'l	L	_	1	3	μΑ
			LL	_	0.5	2	
	IN - / DK	Ind.	L	_	_	5	
			LL	_	_	4	
t _{CDR}	Chip Deselect to Data Retention Time			0	_	-	ns
t _R	Operation Recovery Time (see Retention Waveform)		t _{RC} ⁽¹⁾	_	_	ns

NOTES:

- 1. t_{RC} = Read Cycle Time 2. T_A = +25°C.

Low V_{CC} Data Retention Waveform (1) (\overline{CE}_1 Controlled)



Key to Switching Waveforms

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC Electrical Characteristics

(over all temperature ranges)

Read Cycle


Parameter		70		8		
Name	Parameter	Min.	Max.	Min.	Max.	Unit
t _{RC}	Read Cycle Time	70	_	85	_	ns
t _{AA}	Address Access Time	_	70	_	85	ns
t _{ACS1}	Chip Enable Access Time	_	70	_	85	ns
t _{ACS2}	Chip Enable Access Time	_	70	_	85	ns
t _{OE}	Output Enable to Output Valid	_	40	_	85	ns
t _{CLZ1}	Chip Enable to Output in Low Z	10	_	10	_	ns
t _{CLZ2}	Chip Enable to Output in Low Z	10	_	10	_	ns
t _{OLZ}	Output Enable to Output in Low Z	5	_	10	_	ns
t _{CHZ}	Chip Disable to Output in High Z	_	30	_	30	ns
t _{OHZ}	Output Disable to Output in High Z	_	25	_	30	ns
t _{OH}	Output Hold from Address Change	10	_	10	_	ns

Write Cycle


Parameter		70		85		
Name	Parameter	Min.	Max.	Min.	Max.	Unit
t _{WC}	Write Cycle Time	70	_	85	_	ns
t _{CW}	Chip Enable to End of Write	60	_	70	_	ns
t _{AS}	Address Setup Time	0		0	_	ns
t _{AW}	Address Valid to End of Write	60	_	70	_	ns
t _{WP}	Write Pulse Width	50		60	_	ns
t _{WR}	Write Recovery Time	0	_	0	_	ns
t _{WHZ}	Write to Output High-Z	_	20		25	ns
t _{DW}	Data Setup to End of Write	35	_	40	_	ns
t _{DH}	Data Hold from End of Write	0	_	0	_	ns

Switching Waveforms (Read Cycle)


Read Cycle 1^(1, 2, 6)



Read Cycle 2^(1, 2, 4, 6)



Read Cycle 3^(1, 3, 4, 6)




NOTES:


- $$\label{eq:weights} \begin{split} \overline{\overline{WE}} &= V_{IH}.\\ \overline{CE}_1 &= V_{IL} \text{ and } CE_2 = V_{IH}. \end{split}$$
- Address valid prior to or coincident with $\overline{\text{CE}}_1$ transition LOW and/or CE_2 transition HIGH.
- 4. $\overline{OE} = V_{IL}$.
- Transition is measured ± 500 mV from steady state with $C_L = 5$ pF. This parameter is guaranteed and not 100% tested.
- CE₂ is offered on BGA package only.

Switching Waveforms (Write Cycle)

Write Cycle 1 (WE Controlled)(4,7)



Write Cycle 2 (CE Controlled)^(4, 7)




NOTES:

- The internal write time of the memory is defined by the overlap of CE₁ and CE₂ active and WE low. All signals must be active to
 initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to
 the second transition edge of the signal that terminates the write.
- 2. t_{WR} is measured from the earlier of \overline{CE}_1 or \overline{WE} going high, or CE_2 going LOW at the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. $\overline{OE} = V_{IL}$ or V_{IH} . However it is recommended to keep \overline{OE} at V_{IH} during write cycle to avoid bus contention.
- If CE₁ is LOW and CE₂ is HIGH during this period, I/O pins are in the output state. Then the data input signals of opposite phase
 to the outputs must not be applied to them.
- 6. t_{CW} is measured from \overline{CE}_1 going low or CE_2 going HIGH to the end of write.
- 7. CE₂ is offered on BGA package only.


Package Diagrams

32-Pin TSOP (Standard)


Units in inches [mm]



36 Ball-8x10 BGA



SYMBOL	UNIT.MM
Α	1.05+0.15
A1	0.25±0.05
b	0.35±.0.05
С	0.30(TYP)
D	10.00±0.10
D1	5.25
E	8.00±0.10
E1	3.75
е	0.75TYP
aaa	0.10



SIDE VIEW

MOSEL VITELIC

WORLDWIDE OFFICES

V62C2804096

U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

TAIWAN

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPFI

PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

NO 19 LI HSIN ROAD SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888 FAX: 886-3-566-5888

SINGAPORE

10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013

JAPAN

ONZE 1852 BUILDING 6F 2-14-6 SHINTOMI, CHUO-KU TOKYO 104-0041 PHONE: 03-3537-1400

FAX: 03-3537-1402

UK & IRELAND

SUITE 50, GROVEWOOD **BUSINESS CENTRE** STRATHCLYDE BUSINESS PARK BELLSHILL, LANARKSHIRE, SCOTLAND, ML4 3NQ PHONE: 44-1698-748515 FAX: 44-1698-748516

GERMANY (CONTINENTAL **EUROPE & ISRAEL)**

BENZSTRASSE 32 71083 HERRENBERG **GERMANY**

PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22

U.S. SALES OFFICES

NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

SOUTHWESTERN

302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807

CENTRAL. **NORTHEASTERN & SOUTHEASTERN**

604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 214-352-3775 FAX: 214-904-9029

© Copyright, MOSEL VITELIC Inc.

Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.