MOSEL VITELIC

V53C318165A 3.3 VOLT 1M X 16 EDO PAGE MODE CMOS DYNAMIC RAM

HIGH PERFORMANCE	50	60	70
Max. RAS Access Time, (t _{RAC})	50 ns	60 ns	70 ns
Max. Column Address Access Time, (t _{CAA})	25 ns	30 ns	35 ns
Min. Extended Data Out Page Mode Cycle Time, (t _{PC})	20 ns	25 ns	30 ns
Min. Read/Write Cycle Time, (t _{RC})	84 ns	104 ns	124 ns

Features

- 1M x 16-bit organization
- EDO Page Mode for a sustained data rate of 50 MHz
- RAS access time: 50, 60, 70 ns
- Dual CAS Inputs
- Low power dissipation
- Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh, Hidden Refresh, and Self Refresh.
- Refresh Interval: 1024 cycles/16 ms
- Available in 42-pin 400 mil SOJ and 50/44-pin 400 mil TSOP-II
- Single +3.3 V ±0.3 V Power Supply
- TTL Interface

Description

The V53C318165A is a 1048576 x 16 bit high-performance CMOS dynamic random access memory. The V53C318165A offers Page mode operation with Extended Data Output. The V53C318165A has an symmetric address, 10-bit row and 10-bit column.


All inputs are TTL compatible. EDO Page Mode operation allows random access up to 1024 x 16 bits, within a page, with cycle times as short as 20ns

These features make the V53C318165A ideally suited for a wide variety of high performance computer systems and peripheral applications.


Device Usage Chart

Operating	Package	age Outline Access Time (ns) Power			Tamananatuna		
Temperature Range	K	Т	50	60	70	Std.	Temperature Mark
0°C to 70 °C	•	•	•	•	•	•	Blank

42-Pin Plastic SOJ PIN CONFIGURATION Top View



50/44-Pin Plastic TSOP-II PIN CONFIGURATION Top View



Pin Names

A ₀ -A ₉	Row, Column Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe/Upper Byte Control
LCAS	Column Address Strobe/Lower Byte Control
WE	Write Enable
ŌĒ	Output Enable
I/O ₁ –I/O ₁₆	Data Input, Output
V _{CC}	+3.3V Supply
V _{SS}	0V Supply
NC	No Connect

Description	Pkg.	Pin Count
SOJ	K	42
TSOP-II	Т	50

Absolute Maximum Ratings*

Operating temperature range	0 to 70 °C
Storage temperature range	55 to 150 °C
Soldering temperature	260 °C
Soldering time	10 s
Input/output voltage0.5 to min	(V _{CC} +0.5, 4.6) V
Power supply voltage	0.5V to 4.6 V
Power dissipation	0.5 W
Data out current (short circuit)	50 mA

^{*}Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.

Capacitance*


 $T_A = 25$ °C, $V_{CC} = 3.3$ V ± 0.3 V, $V_{SS} = 0$ V, f = 1 MHz

Symbol	Parameter	Min.	Max.	Unit
C _{IN1}	Address Input	_	5	pF
C _{IN2}	RAS, UCAS, LCAS, WE, OE	_	7	pF
C _{OUT}	Data Input/Output	_	7	pF

^{*}Note: Capacitance is sampled and not 100% tested.

Block Diagram

1024 x 16



DC and Operating Characteristics (1-2) T_A = 0°C to 70°C, V_{CC} = 3.3 V \pm 0.3 V, V_{SS} = 0 V, t_T = 2ns, unless otherwise specified.

			V5	3C31816	318165A					
Symbol	Parameter	Access Time	Min.	Тур.	Max.	Unit	Test Conditions	Notes		
I _{LI}	Input Leakage Current (any input pin)		-10		10	μА	$V_{SS} \le V_{IN} \le V_{CC} + 0.3V$	1		
I _{LO}	Output Leakage Current (for High-Z State)		-10		10	μА	$\frac{V_{SS} \le V_{OUT} \le V_{CC} + 0.3V}{RAS, \overline{CAS} \text{ at } V_{IH}}$	1		
I _{CC1}	V _{CC} Supply Current,	50			200	mA	mA	mA	$t_{RC} = t_{RC} \text{ (min.)}$	2, 3, 4
	Operating	60			180					
		70			160					
I _{CC2}	V _{CC} Supply Current, TTL Standby				2	mA	\overline{RAS} , \overline{CAS} at V_{IH} other inputs $\geq V_{SS}$			
I _{CC3}	V _{CC} Supply Current,	50			200	mA	$t_{RC} = t_{RC} \text{ (min.)}$	2, 4		
	RAS-Only Refresh	60			180					
		70			160					
I _{CC4}	V _{CC} Supply Current,	50			90	mA	Minimum Cycle	2, 3, 4		
	EDO Page Mode Operation	60			75					
	,	70			60					
I _{CC5}	V _{CC} Supply Current, CMOS Standby				1.0	mA	$\overline{RAS} \ge V_{CC} - 0.2 \text{ V},$ $\overline{CAS} \ge V_{CC} - 0.2 \text{ V}$	1		
I _{CC6}	Average Self Refresh Current CBR cycle with $t_{RAS} > t_{RASS}$ min., (L-version only) $\overline{CAS} \text{ held low, } \overline{WE} = V_{CC} - 0.2V,$ $Address \text{ and } D_{IN} = V_{CC} - 0.2V$ or $0.2V$				1.0	mA				
I _{CC7}	V _{CC} Supply Current,	50			200	mA	$t_{RC} = t_{RC} \text{ (min)}$	2, 4		
	during CAS-before-RAS Refresh	60			180					
		70			160					
V _{IL}	Input Low Voltage		-0.5		0.8	V		1		
V _{IH}	Input High Voltage		2		V _{CC} +0.5	V		1		
V _{OL}	Output Low Voltage				0.4	V	I _{OL} = 2 mA	1		
V _{OH}	Output High Voltage		2.4			V	I _{OH} = -2 mA	1		

AC Characteristics

 $T_A = 0$ °C to 70°C, $V_{CC} = 3.3$ V ± 0.3 V, $V_{SS} = 0$ V, $t_T = 2$ ns unless otherwise noted

	IEDEC			5	50		0	70			
#	JEDEC Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
1	t _{RL1RH1}	t _{RAS}	RAS Pulse Width	50	10K	60	10K	70	10K	ns	
2	t _{RL2RL2}	t _{RC}	Read or Write Cycle Time	84		104		124		ns	
3	t _{RH2RL2}	t _{RP}	RAS Precharge Time	30		40		50		ns	
4	t _{RL1CH1}	t _{CSH}	CAS Hold Time	40		50		60		ns	
5	t _{CL1CH1}	t _{CAS}	CAS Pulse Width	8	10K	10	10K	12	10K	ns	
6	t _{RL1CL1}	t _{RCD}	RAS to CAS Delay	12	37	14	45	14	53	ns	
7	t _{WH2CL2}	t _{RCS}	Read Command Setup Time	0		0		0		ns	
8	t _{AVRL2}	t _{ASR}	Row Address Setup Time	0		0		0		ns	
9	t _{RL1AX}	t _{RAH}	Row Address Hold Time	8		10		10		ns	
10	t _{AVCL2}	t _{ASC}	Column Address Setup Time	0		0		0		ns	
11	t _{CL1AX}	t _{CAH}	Column Address Hold Time	8		10		12		ns	
12	t _{CL1RH1(R)}	t _{RSH}	RAS Hold Time	13		15		17		ns	
13	t _{CH2RL2}	t _{CRP}	CAS to RAS Precharge Time	5		5		5		ns	
14	t _{CH2WX}	t _{RCH}	Read Command Hold Time Referenced to CAS	0		0		0		ns	9
15	t _{RH2WX}	t _{RRH}	Read Command Hold Time Referenced to RAS	0		0		0		ns	9
16	t _{CL1}	t _{COH}	Output Hold after CAS LOW	5		5		5		ns	
17	t _{GL1QV}	t _{OAC}	Access Time from OE		13		15		17	ns	
18	t _{CL1QV}	t _{CAC}	Access Time from CAS		13		15		17	ns	7, 12
19	t _{RL1QV}	t _{RAC}	Access Time from RAS		50		60		70	ns	7, 12
20	t _{AVQV}	t _{CAA}	Access Time from Column Address		25		30		35	ns	7, 13
21	t _{CL1QX}	t _{CLZ}	CAS to Low-Z Output	0		0		0		ns	7
22	t _{CH2QX}	t _{OFF}	Output Buffer Turnoff Delay	0	13	0	15	0	17	ns	
23	t _{CL1QZ}	t _{DZC}	Data to CAS Low Delay	0		0		0		ns	15
24	t _{RL1AV}	t _{RAD}	RAS to Column Address Delay Time	10	25	12	30	12	35	ns	
25	t _{GL2QZ}	t _{OEZ}	Output Buffer Turnoff Delay from OE	0	13	0	15	0	17	ns	8
26	t _{WL1CH1}	t _{CWL}	Write Command to CAS Lead Time	13		15		17		ns	
27	t _{WL1CL2}	t _{WCS}	Write Command Setup Time	0		0		0		ns	11
28	t _{CL1WH1}	t _{WCH}	Write Command Hold Time	8		10		10		ns	
29	t _{WL1WH1}	t _{WP}	Write Pulse Width	8		10		10		ns	
30	t _{GL1QZ}	t _{DEO}	Data to OE Delay	0		0		0		ns	15
31	t _{WL1RH1}	t _{RWL}	Write Command to RAS Lead Time	13		15		17		ns	
32	t _{DVWL2}	t _{DS}	Data in Setup Time	0		0		0		ns	10

AC Characteristics (Cont'd)

	JEDEC		50		60		7	0			
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
33	t _{WL1DX}	t _{DH}	Data in Hold Time	8		10		12		ns	10
34	t _{WL1GL2}	t _{WOH}	Write to OE Hold Time	10		13		15		ns	10
35	t _{CH2RH2}	t _{PRWC}	EDO Page Mode Read-Write Cycle Time	58		68		77		ns	
36	t _{RL2RL2} (RMW)	t _{RWC}	Read-Modify-Write Cycle Time	113		138		162		ns	
38	t _{CL1WL2}	t _{CWD}	CAS to WE Delay	27		32		36		ns	10
39	t _{RL1WL2}	t _{RWD}	RAS to WE Delay in Read-Modify-Write Cycle	64		77		89		ns	10
40	t _{AVWL2}	t _{AWD}	Column Address to WE Delay	39		47		54		ns	10
41	t _{CL2CL2}	t _{PC}	EDO Page Mode Read or Write Cycle Time	20		25		30		ns	
42	t _{CH2CL2}	t _{CP}	CAS Precharge Time	8		10		10		ns	
43	t _{AVRH1}	t _{CAR}	Column Address to RAS Setup Time	25		30		35		ns	
44	t _{CH2QV}	t _{CAP}	Access Time from Column Precharge		27		32		37	ns	6
46	t _{CL1RL2}	t _{CSR}	CAS Setup Time CAS-before-RAS Refresh	10		10		10		ns	
47	t _{RH2CL2}	t _{RPC}	RAS to CAS Precharge Time	5		5		5		ns	
48	t _{RL1CH1}	t _{CHR}	CAS Hold Time CAS-before-RAS Refresh	10		10		10		ns	
50	t _{RH2CL2}	t _{RASP}	RAS Pulse Width (EDO Mode)	50	200K	60	200K	70	200K	ns	
51	t _{RH2CL2}	t _{RHCP}	CAS Precharge Time to RAS Delay	27		32		37		ns	
52	t _{RH2CL2}	t _{CPWD}	CAS Precharge Time to WE	41		49		56		ns	
53	t _{RH2CL2}	t _{CPT}	CAS Precharge Time (CBR Counter Test)	35		40		40		ns	
54	t _{RH2CL2}	t _{WRP}	Write to RAS Precharge time (CRB Cycle)	10		10		10		ns	
55	t _{RH2CL2}	t _{WRH}	Write Hold time reference to RAS (CRB Cycle)	10		10		10		ns	
56	t _{RH2CL2}	t _{CDD}	CAS High to Data delay	10		13		15		ns	16
57	t _{RH2CL2}	t _{ODD}	OE High to Data delay	10		13		15		ns	16
58	t _T	t _T	Transition Time (Rise and Fall)	1	50	1	50	1	50	ns	
59		t _{REF}	Refresh Interval (1024 Cycles)		16		16		16	ms	

Self Refresh AC Characteristics

60	t _{RASS}	RAS Pulse Width During Self Refresh	100K	100K	100K	ns	17
61	t _{RPS}	RAS Precharge Time During Self Refresh	95	110	130	ns	17
62	t _{CHS}	CAS Hold Time Width During Self Rerfresh	50	50	50	ns	17

Notes:


- 1. All voltage are referenced to V_{SS}.
- 2. I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC7} depend on cycle rate.
- 3. I_{CC1} and I_{CC4} depend on output loading. Specified values are measured with the output open.
- 4. Address can be changed once or less while $\overline{RAS} = V_{IL}$. In the case of I_{CC4} it can be changed once or less during an EDO cycle (t_{HPC}).
- 5. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles of which at least one cycle has to be a refresh cycle, before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 6. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Transition times are also measured between V_{IH} and V_{II} .
- 7. Measured with a load equivalent to 2 TTL gates and 50 pF ($V_{OL} = 0.8V$ and $V_{OH} = 2.0V$).
- 8. t_{OFF} (max.) and t_{OEZ} (max.) define the time at which the outputs acheive the open-circuit condition and are not referenced to output voltage levels.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the WE leading edge in read-write cycles.
- 11. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} > t_{WCS} (min.), the cycle is an early write cycle and the I/O pin will remain open-circuit (high impedance) through the entire cycle; if t_{RWD} > t_{RWD} (min.), t_{CWD} > t_{CWD} (min.), t_{AWD} > t_{AWD} (min.), and t_{CPWD} > t_{CPWD} (min.), the cycle is a read-write cycle and I/O pins will contain data read from the selected cells. If neither of the above sets of conditions is satisfied, the condition of the I/O pins (at access time) is indeterminate.
- 12. Operation within the t_{RCD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC}.
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only: if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{CAA}.
- 14. AC measurements assume $t_T = 2$ ns.
- 15. Either t_{DZC} or t_{DEO} must be satisfied.
- 16. Either t_{CDD} or t_{ODD} must be satisfied.
- 17. When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:

If row addresses are being refreshed on an evenly distributed manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh.


If row addresses are being refreshed in any other manner (ROR – Distributed/Burst; or CBR – Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.

18. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.


Waveforms of Read Cycle




Waveforms of Early Write Cycle




Waveforms of Write Cycle (OE Controlled Write)




Waveforms of Read-Modify-Write Cycle




Waveforms of EDO Page Mode Read Cycle




Waveforms of EDO Page Mode Write Cycle




Waveforms of EDO Page Mode Read-Modify-Write Cycle




Waveforms of RAS Only Refresh Cycle




Waveforms of CAS-before-RAS Refresh Counter Test Cycle




Waveforms of CAS-before-RAS Refresh Cycle




Waveforms of Hidden Refresh Cycle (Read)



Waveforms of Hidden Refresh Cycle (Write)



Waveforms of Self Refresh Cycle (optional)



Functional Description

The V53C318165A is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C318165A reads and writes data by multiplexing an 20-bit address into a 10-bit row and a 10-bit column address. The row address is latched by the Row Address Strobe (\overline{RAS}). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe (\overline{CAS}). Because access time is primarily dependent on a valid column address rather than the precise time that the \overline{CAS} edge occurs, the delay time from \overline{RAS} to \overline{CAS} has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing \overline{RAS} low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time t_{RP}/t_{CP} has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable (\overline{WE}) signal High during a $\overline{RAS}/\overline{CAS}$ operation. The column address must be held for a minimum specified by t_{AR} . Data Out becomes valid only when t_{OAC} , t_{RAC} , t_{CAA} and t_{CAC} are all satisifed. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by t_{CAA} when t_{RAC} , t_{CAC} and t_{OAC} are all satisfied.

Write Cycle

A Write Cycle is performed by taking $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ low during a $\overline{\text{RAS}}$ operation. The column address is latched by $\overline{\text{CAS}}$. The Write Cycle can be $\overline{\text{WE}}$ controlled or $\overline{\text{CAS}}$ controlled depending on whether $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ falls later. Consequently, the input data must be valid at or before the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. In the $\overline{\text{CAS}}$ -controlled Write Cycle, when the leading edge of $\overline{\text{WE}}$ occurs prior to the $\overline{\text{CAS}}$ low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ will maintain the output in the High-Z state.

In the $\overline{\text{WE}}$ controlled Write Cycle, $\overline{\text{OE}}$ must be in the high state and t_{OED} must be satisfied.

Extended Data Output Page Mode

EDO Page operation permits all 1024 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing successive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while CAS is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of $\overline{\text{CAS}}$, eliminating t_{ASC} and t_{T} from the critical timing path. CAS latches the address into the column address buffer. During EDO operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into EDO Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of CAS, the access time is referenced to the CAS rising edge and is specified by t_{CAP}. If the column address is valid after the rising CAS edge, access is timed from the occurrence of a valid address and is specified by t_{CAA}. In both cases, the falling edge of CAS latches the address and enables the output.

EDO provides a sustained data rate of 50 MHz for applications that require high bandwidth such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

$$\text{Data Rate } = \frac{1024}{t_{RC} + 1023 \times t_{PC}}$$

Self Refresh

Self Refresh mode provides internal refresh control signals to the DRAM during extended periods of inactivity. Device operation in this mode provides additional power savings and design ease by elimination of external refresh control signals. Self Refresh mode is initialed with a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) Refresh cycle, holding both $\overline{\text{RAS}}$ low (t_{RASS}) and $\overline{\text{CAS}}$ low (t_{CHD}) for a specified period. Both of these parameters are specified with minimum values to guarantee entry into Self Refresh operation. Once the device has been placed in to Self Refresh mode the $\overline{\text{CAS}}$ clock is no longer required to maintain Self Refresh operation.

The Self Refresh mode is terminated by returning the \overline{RAS} clock to a high level for a specified (t_{RPS}) minimum time. After termination of the Self Refresh cycle normal accesses to the device may be initiated immediately, poviding that subsequest refresh cycles utilize the \overline{CAS} before \overline{RAS} (CBR) mode of operation.

Data Output Operation

The V53C318165A Input/Output is controlled by OE, CAS, WE and RAS. A RAS low transition enables the transfer of data to and from the selected row address in the Memory Array. A RAS high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a RAS low transition, a CAS low transition or CAS low level enables the internal I/O path. A CAS high transition or a CAS high level disables the I/O path and the output driver if it is enabled. A CAS low transition while RAS is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding \overline{OE} high. The \overline{OE} signal has no effect on any data stored in the output latches. A WE low level can also disable the output drivers when CAS is low. During a Write cycle, if WE goes low at a time in relationship to CAS that would normally cause the outputs to be active, it is necessary to use \overline{OE} to disable the output drivers prior to the WE low transition to allow Data In Setup Time (t_{DS}) to be satisfied.

Power-On

After application of the V_{CC} supply, an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a \overline{RAS} clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).


During Power-On, the V_{CC} current requirement of the V53C318165A is dependent on the input levels of \overline{RAS} and \overline{CAS} . If \overline{RAS} is low during Power-On, the device will go into an active cycle and I_{CC} will exhibit current transients. It is recommended that \overline{RAS} and \overline{CAS} track with V_{CC} or be held at a valid V_{IH} during Power-On to avoid current surges.

Table 1. V53C318165A Data OutputOperation for Various Cycle Types


Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
CAS-Controlled Write Cycle (Early Write)	High-Z
WE-Controlled Write Cycle (Late Write)	OE Controlled. High OE = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
EDO Read Cycle	Data from Addressed Memory Cell
EDO Write Cycle (Early Write)	High-Z
EDO Read-Modify-Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	High-Z
CAS-only Cycles	High-Z

Package Diagrams

42-Pin 400 mil SOJ



50/44-Pin 400 mil TSOP-II



 \bigodot Does not include plastic or metal protrusion of 0.010 [0.25] max. per side

MOSEL VITELIC

WORLDWIDE OFFICES

V53C318165A

U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

HONG KONG

19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 011-852-665-4883 FAX: 011-852-664-7535

TAIWAN

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI

PHONE: 011-886-2-545-1213 FAX: 011-886-2-545-1209

1 CREATION ROAD I SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 011-886-35-783344 FAX: 011-886-35-792838

JAPAN

WBG MARINE WEST 25F 6, NAKASE 2-CHOME MIHAMA-KU, CHIBA-SHI CHIBA 261-71

PHONE: 011-81-43-299-6000 FAX: 011-81-43-299-6555

U.S. SALES OFFICES

NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

NORTHEASTERN

SUITE 436 20 TRAFALGAR SQUARE NASHUA, NH 03063 PHONE: 603-889-4393 FAX: 603-889-9347

SOUTHWESTERN

SUITE 200 5150 E. PACIFIC COAST HWY. LONG BEACH, CA 90804 PHONE: 562-498-3314 FAX: 562-597-2174

CENTRAL & SOUTHEASTERN

604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-1402 FAX: 972-690-0341

© Copyright 1998, MOSEL VITELIC Inc.

1/98 Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.