

General Description

The M1T2HT25PZ32 is a 2Mbit (2,097,152 bits), high speed, embedded 1T-SRAM macro. The M1T1HT25PZ32 is organized as 64K(65,536) words of 32 bits. The macro employs a pipelined read timing interface with late-late write timing. The M1T2HT25PZ32 macro is implemented using MoSys 1T-SRAM technology, resulting in extremely high density and performance.



Memory Interface Signal List

Signal Name	Valid	Logic	Direction	Description	
adr[15:0]	Positive clk edge	Positive	Input	Memory address	
rdb	Positive clk edge	Negative	Input	Memory read	
wrb	Positive clk edge	Negative	Input	Memory write	
din[31:0]	Positive clk edge	Positive	Input	Memory data in bus	
dout[31:0]	Positive clk edge	Positive	Output	Memory data out bus	
rstb	Positive clk edge	Negative	Input	Memory initialization reset	
clk	Clock	Positive	Input	Memory Clock	
mvddcore				Memory core supply voltage	
mvsscore				Memory core ground	
mvdd				Memory interface supply voltage	
mvss				Memory interface ground	

Recommended Operating Conditions

Symbol	Parameter	Condition	Min	Max	Units
V _{DD}	Supply Voltage Range (2.5V ±10%)	Operating	2.25	2.75	V
Тј	Junction Temperature	Nominal V _{DD}	0	125	°C
tCYC	Cycle Time	Operating	6	33.3*	ns
tCKH	Clock High	Operating	0.45*tCYC	0.55*tCYC	ns
tCKL	Clock Low	Operating	0.45*tCYC	0.55*tCYC	ns

*Note: Minimum clock frequency limit adjustable to meet system timing requirements

Power Requirements

Symbol	Condition	Current per Instance	Units
I _{DD1}	Operating current, V_{DD} =1.8V, clock frequency = 100MHz, output not loaded, memory accessed every clock	1.0	mA/MHz
I _{DD2}	Standby current, V_{DD} =1.8V, clock frequency =100MHz, memory not accessed	0.5	mA/MHz

Input Loading

Symbol	Condition	Load Capacitance	Units
C _{DIN}	din signal input loading	0.1	pF
C _{ADR}	adr signal input loading	0.1	pF
CCTL	rdb, wrb and bweb signal input loading	0.1	pF
C _{CLK} clk signal input loading		1.5	pF




AC Timing Characteristics at Recommended Operating Conditions

All times in nanoseconds

Bolded numbers reflect worst case design parameters


Parameter	Description	Condition	Slow	Typical	Fast
tAS	Address Setup	Min.	1.5	1.2	0.9
tAH	Address Hold	Min.	0.5	0.4	0.3
tCS	Control Setup	Min.	1.5	1.2	0.9
tCH	Control Hold	Min.	0.5	0.4	0.3
tDS	Write Data Setup	Min.	1.5	1.2	0.9
tDH	Write Data Hold	Min.	0.5	0.4	0.3
tKQ	Clock to Data Valid	Max.	3.5	2.5	2.0
tKQE	Data valid extrinsic delay per pF	Max.	1.2	1.0	0.8
tKQX	Clock to Data not valid	Min.	0.8	0.6	0.4



General AC Timing



Memory macro implements a synchronous reset to force state machines into a known state after power-up. This reset does not clear the memory contents. The clock must be running for at least two cycles before the Reset (rstb) signal will be correctly sampled as shown above. The Reset (rstb) signal must be active for at least ten (10) clock periods to initialize all internal circuitry. Independent of the Reset (rstb) signal, after power has stabilized to a voltage within the operating specification and the clock is operating within its timing specifications, there must be at least 128 clock cycles before any read or write access.



Initialization Timing





OPERATION TRUTH TABLE

rdb	wrb	Operation
0	0	Illegal
0	1	Read
1	0	Write
1	1	Nop

FUNCTIONAL OPERATION

Address and command clocked in by rising clock edge. Read data transfer occurs in the clock cycle following the next clock rising edge. Write data transfer occurs in the clock cycle following the next clock rising edge.







Single Read Cycle Timing

Single Write Cycle Timing





MEMORY BLOCK ESTIMATES*



*Note: Approximate dimensions. Exact dimensions appear on place and route phantom

Physical Layout

© 2001 MoSys Inc., All Rights Reserved, 1020 Stewart Drive, Sunnyvale, CA 94085